PCI1221 datasheet(85/123 Pages) TI

85 / 123 page

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

ExCA interface status register (index 01h)

Bit

Name

ExCA interface status

Type

Default

ExCA interface status

Type:

Read only (see individual bit descriptions)

Offset:

CardBus socket address + 801h; Card A ExCA offset 01h

Card B ExCA offset 41h

Default:

00XX XXXXb

Description: This register provides information on the current status of the PC Card interface. An X in the

default bit value indicates that the value of the bit after reset depends on the state of the

PC Card interface. See Table 40 for a complete description of the register contents.

Table 40. ExCA Interface Status Register (Index 01h)

BIT

SIGNAL

TYPE

FUNCTION

RSVD

Reserved. Bit 7 is read only and returns 0 when read. Write transactions have no effect.

CARDPWR

Card Power. Bit 6 indicates the current power status of the PC Card socket. This bit reflects how the power

control register is programmed. Bit 6 is encoded as:

0 = VCC and VPP to the socket turned off (default)

1 = VCC and VPP to the socket turned on

READY

Ready. Bit 5 indicates the current status of the READY signal at the PC Card interface.

0 = PC Card not ready for data transfer

1 = PC Card ready for data transfer

CARDWP

Card write protect. Bit 4 indicates the current status of WP at the PC Card interface. This signal reports

to the PCI1221 whether or not the memory card is write protected. Furthermore, write protection for an

entire PCI1221 16-bit memory window is available by setting the appropriate bit in the memory window

offset high-byte register.

0 = WP is 0. PC Card is R/W.

1 = WP is 1. PC Card is read only.

CDETECT2

Card detect 2. Bit 3 indicates the status of CD2 at the PC Card interface. Software may use this and

CDETECT1 to determine if a PC Card is fully seated in the socket.

0 = CD2 is 1. No PC Card is inserted.

1 = CD2 is 0. PC Card is at least partially inserted.

CDETECT1

Card detect 1. Bit 2 indicates the status of CD1 at the PC Card interface. Software may use this and

CDETECT2 to determine if a PC Card is fully seated in the socket.

0 = CD1 is 1. No PC Card is inserted.

1 = CD1 is 0. PC Card is at least partially inserted.

1-0

BVDSTAT

Battery voltage detect. When a 16-bit memory card is inserted, the field indicates the status of the battery

voltage detect signals (BVD1, BVD2) at the PC Card interface, where bit 1 reflects the BVD2 status and

bit 0 reflects BVD1.

00 = Battery dead

01 = Battery dead

10 = Battery low; warning

11 = Battery good

When a 16-bit I/O card is inserted, this field indicates the status of SPKR (bit 1) and STSCHG (bit 0) at

the PC Card interface. In this case, the two bits in this field directly reflect the current state of these card

outputs.

PCI1221 датащи(PDF) 85 Page - Texas Instruments

PCI1221 датащи(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL