| поискавой системы для электроныых деталей |
|
SC2200 датащи(PDF) 144 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
SC2200 датащи(HTML) 144 Page - National Semiconductor (TI) |
|
144 / 433 page ![]() www.national.com 144 Revision 3.0 SuperI/O Module (Continued) 4.8.3 IR Communications Port (IRCP) / Serial Port 3 (SP3) Functionality This section describes the IRCP/SP3 support registers. The IRCP/SP3 functional block provides advanced, versa- tile serial communications features with IR capabilities. The IRCP/SP3 also supports two DMA channels; the func- tional block can use either one or both of them. One chan- nel is required for IR-based applications, since IR communication works in half duplex fashion. Two channels would normally be needed to handle high-speed full duplex IR based applications. The IRCP or Serial Port 3 is chosen via bit 6 of the PMR Register (see Section 3.2 "Multiplexing, Interrupt Selection, and Base Address Registers" on page 81). 4.8.3.1 IR/SP3 Mode Register Bank Overview Eight register banks, each containing eight registers, con- trol IR/SP3 operation. All registers use the same 8-byte address space to indicate offsets 00h through 07h. The BSR register selects the active bank and is common to all banks. See Figure 4-19. 4.8.3.2 IRCP/SP3 Register and Bit Maps The tables in this subsection provide register and bit maps for Banks 0 through 7. Figure 4-19. IRCP/SP3 Register Bank Architecture Bank 0 Bank 1 Bank 2 Bank 3 Bank 4 Bank 5 Bank 6 Bank 7 Offset 07h Offset 06h Offset 05h Offset 04h LCR/BSR Offset 02h Offset 01h Offset 00h Common Register Throughout All Banks Table 4-46. Bank 0 Register Map Offset Type Name 00h RO RXD. ReceiveDataPort W TXD. Transmit Data Port 01h R/W IER. Interrupt Enable 02h RO EIR. Event Identification R/W FCR. FIFO Control 03h W LCR1. Link Control R/W BSR1. Bank Select 04h R/W MCR. Modem/Mode Control 05h R/W LSR. Link Status 06h R/W MSR. Modem Status 07h R/W SPR. Scratchpad R/W ASCR. Auxiliary Status and Control 1. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 4-47. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |