поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC2200 датащи(PDF) 140 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали SC2200
подробное описание детали  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 датащи(HTML) 140 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 136Page - National Semiconductor (TI) SC2200 Datasheet HTML 137Page - National Semiconductor (TI) SC2200 Datasheet HTML 138Page - National Semiconductor (TI) SC2200 Datasheet HTML 139Page - National Semiconductor (TI) SC2200 Datasheet HTML 140Page - National Semiconductor (TI) SC2200 Datasheet HTML 141Page - National Semiconductor (TI) SC2200 Datasheet HTML 142Page - National Semiconductor (TI) SC2200 Datasheet HTML 143Page - National Semiconductor (TI) SC2200 Datasheet HTML 144Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 433 page
background image
www.national.com
140
Revision 3.0
SuperI/O Module (Continued)
4.8.2
UART Functionality (SP1 and SP2)
Both SP1 and SP2 provide UART functionality. The generic
SP1 and SP2 support serial data communication with
remote peripheral device or modem using a wired inter-
face. The functional blocks can function as a standard
16450, 16550, or as an Extended UART.
4.8.2.1
UART Mode Register Bank Overview
Four register banks, each containing eight registers, control
UART operation. All registers use the same 8-byte address
space to indicate offsets 00h through 07h. The BSR regis-
ter selects the active bank and is common to all banks. See
Figure 4-18.
4.8.2.2
SP1 and SP2 Register and Bit Maps for UART
Functionality
The tables in this subsection provide register and bit maps
for Banks 0 through 3.
Figure 4-18. UART Mode Register Bank
Architecture
Bank 0
Bank 1
Bank 2
Bank 3
Offset 07h
Offset 06h
Offset 05h
Offset 04h
LCR/BSR
Offset 02h
Offset 01h
Offset 00h
Common
Register
Throughout
All Banks
16550 Banks
Table 4-37. Bank 0 Register Map
Offset
Type
Name
00h
RO
RXD. Receiver Data Port
W
TXD. Transmitter Data Port
01h
R/W
IER. Interrupt Enable
02h
RO
EIR. Event Identification (Read Cycles)
R/W
FCR. FIFO Control (Write Cycles)
03h
W
LCR1. Line Control
R/W
BSR1.Bank Select
04h
R/W
MCR. Modem/Mode Control
05h
R/W
LSR. Link Status
06h
R/W
MSR. Modem Status
07h
R/W
SPR. Scratchpad
R/W
ASCR. Auxiliary Status and Control
1.
When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 4-38.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com