поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC2200 датащи(PDF) 66 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали SC2200
подробное описание детали  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 датащи(HTML) 66 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 62Page - National Semiconductor (TI) SC2200 Datasheet HTML 63Page - National Semiconductor (TI) SC2200 Datasheet HTML 64Page - National Semiconductor (TI) SC2200 Datasheet HTML 65Page - National Semiconductor (TI) SC2200 Datasheet HTML 66Page - National Semiconductor (TI) SC2200 Datasheet HTML 67Page - National Semiconductor (TI) SC2200 Datasheet HTML 68Page - National Semiconductor (TI) SC2200 Datasheet HTML 69Page - National Semiconductor (TI) SC2200 Datasheet HTML 70Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 433 page
background image
www.national.com
66
Revision 3.0
Signal Definitions (Continued)
2.4.7
Sub-ISA Interface Signals
Signal Name
Ball No.
Type
Description
Mux
EBGA
TEPBGA
A[23:0]
See
Table 2-3
on page
32.
See
Table 2-5
on page
47.
O
Address Lines
AD[23:0]
D15
See
Table 2-3
on page
32.
See
Table 2-5
on page
47.
I/O
Data Bus
STOP#
D14
IRDY#
D13
TRDY#
D12
PAR
D11
C/BE3#
D10
C/BE2#
D9
C/BE1#
D8
C/BE0#
D[7:0]
AD[31:24]
BHE#
B5
E4
O
Byte High Enable. With A0, defines byte
accessed for 16 bit wide bus cycles.
DEVSEL#
IOCS1#
H2
D10
O
I/O Chip Selects
GPIO1+TFTD12
AL12
N30
AB1D+GPIO1
IOCS0#
J4
A10
GPIO17+TFTDCK
ROMCS#
G4
C30
O
ROM or Flash ROM Chip Select
BOOT16 (Strap)
DOCCS#
H3
A9
O
DiskOnChip or NAND Flash Chip Select
GPIO20+TFTD0
AJ13
N31
AB1C+GPIO20
TRDE#
H1
D11
O
Transceiver Data Enable Control. Active
low for Sub-ISA data transfers. The signal
timing is as follows:
• In areadcycle,TRDE# has thesame
timing as RD#.
• In a write cycle, TRDE# is asserted (to
active low) at the time WR# is asserted. It
continues being asserted for one PCI
clock cycle after WR# has been negated,
then it is negated.
GPIO0
RD#
F3
B8
O
Memory or I/O Read. Active on any read
cycle.
CLKSEL0 (Strap)
WR#
G1
B9
O
Memory or I/O Write. Active on any write
cycle.
---
IOR#
F1
D9
O
I/O Read. Active on any I/O read cycle.
DOCR#+GPIO14
IOW#
G3
A8
O
I/O Write. Active on any I/O write cycle.
DOCW#+GPIO15
DOCR#
F1
D9
O
DiskOnChip or NAND Flash Read. Active
on any memory read cycle to DiskOnChip.
IOR#+GPIO14
DOCW#
G3
A8
O
DiskOnChip or NAND Flash Write. Active
on any memory write cycle to DiskOnChip.
IOW#+GPIO15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com