SC2200 datasheet(62/433 Pages) NSC

62 / 433 page

www.national.com

Revision 3.0

Signal Definitions (Continued)

INTA#

AE3

D26

PCI Interrupts. The SC2200 provides inputs

for the optional “level-sensitive” PCI inter-

rupts (also known in industry terms as

PIRQx#). These interrupts can be mapped to

IRQs of the internal 8259A interrupt control-

lers using PCI Interrupt Steering Registers 1

and 2 (F0 Index 5Ch and 5Dh).

Note:

If selected as INTC# or INTD# func-

tion(s) but not used, tie INTC# and

INTD# high.

---

INTB#

AF1

C26

---

INTC#

GPIO19+IOCHRDY

INTD#

B22

AA2

IDE_DATA7

PAR

C10

I/O

Parity. Parity generation is required by all

PCI agents. The master drives PAR for

address- and write-data phases. The target

drives PAR for read-data phases. Parity is

even across AD[31:0] and C/BE[3:0]#.

For address phases, PAR is stable and valid

one PCI clock after the address phase. It has

the same timing as AD[31:0] but is delayed

by one PCI clock.

For data phases, PAR is stable and valid one

PCI clock after either IRDY# is asserted on a

write transaction or after TRDY# is asserted

on a read transaction.

Once PAR is valid, it remains valid until one

PCI clock after the completion of the data

phase. (Also see PERR#.)

D12

FRAME#

I/O

Frame Cycle. Frameisdrivenby the current

master to indicate the beginning and duration

of an access. FRAME# is asserted to indi-

cate the beginning of a bus transaction.

While FRAME# is asserted, data transfers

continue. FRAME# is deasserted when the

transaction is in the final data phase.

This signal is internally connected to a pull-

up resistor.

---

IRDY#

I/O

Initiator Ready. IRDY#isassertedtoindi-

cate that the bus master is able to complete

the current data phase of the transaction.

IRDY# is used in conjunction with TRDY#. A

data phase is completed on any PCI clock in

which both IRDY# and TRDY# are sampled

as asserted. During a write, IRDY# indicates

that valid data is present on AD[31:0]. During

a read, it indicates that the master is pre-

pared to accept data. Wait cycles are

inserted until both IRDY# and TRDY# are

asserted together.

This signal is internally connected to a pull-

up resistor.

D14

2.4.6

PCI Bus Interface Signals (Continued)

Signal Name

BalL No.

Type

Description

Mux

EBGA

TEPBGA

SC2200 датащи(PDF) 62 Page - National Semiconductor (TI)

SC2200 датащи(HTML) 62 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL