поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC2200 датащи(PDF) 63 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали SC2200
подробное описание детали  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 датащи(HTML) 63 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 59Page - National Semiconductor (TI) SC2200 Datasheet HTML 60Page - National Semiconductor (TI) SC2200 Datasheet HTML 61Page - National Semiconductor (TI) SC2200 Datasheet HTML 62Page - National Semiconductor (TI) SC2200 Datasheet HTML 63Page - National Semiconductor (TI) SC2200 Datasheet HTML 64Page - National Semiconductor (TI) SC2200 Datasheet HTML 65Page - National Semiconductor (TI) SC2200 Datasheet HTML 66Page - National Semiconductor (TI) SC2200 Datasheet HTML 67Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 433 page
background image
Revision 3.0
63
www.national.com
Signal Definitions (Continued)
TRDY#
B8
F1
I/O
Target Ready. TRDY#isassertedtoindicate
that the target agent is able to complete the
current data phase of the transaction. TRDY#
is used in conjunction with IRDY#. A data
phase is complete on any PCI clock in which
both TRDY# and IRDY# are sampled as
asserted. During a read, TRDY# indicates
that valid data is present on AD[31:0]. During
a write, it indicates that the target is prepared
to accept data. Wait cycles are inserted until
both IRDY# and TRDY# are asserted
together.
This signal is internally connected to a pull-
up resistor.
D13
STOP#
D9
G1
I/O
Target Stop. STOP# is asserted to indicate
that the current target is requesting that the
master stop the current transaction. This sig-
nal is used with DEVSEL# to indicate retry,
disconnect, or target abort. If STOP# is sam-
pled active by the master, FRAME# is deas-
serted and the cycle is stopped within three
PCI clock cycles. As an input, STOP# can be
asserted in the following cases:
1)
If a PCI master tries to access memory
that has been locked by another master.
This condition is detected if FRAME#
andLOCK# areassertedduringan
address phase.
2)
If the PCI write buffers are full or if a pre-
viously buffered cycle has not com-
pleted.
3)
On read cycles that cross cache line
boundaries. This is conditional based
upon the programming of GX1 module’s
PCI
Configuration
Register,
Index
41h[1].
This signal is internally connected to a pull-
up resistor.
D15
2.4.6
PCI Bus Interface Signals (Continued)
Signal Name
BalL No.
Type
Description
Mux
EBGA
TEPBGA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com