| поискавой системы для электроныых деталей |
|
SC28L201 датащи(PDF) 6 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC28L201 датащи(HTML) 6 Page - NXP Semiconductors |
|
6 / 110 page ![]() 9397 750 13138 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Product data sheet Rev. 01 — 31 October 2005 6 of 110 Philips Semiconductors SC28L201 3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO 5. Pinning information 5.1 Pinning 5.2 Pin description Fig 3. Pin configuration for TSSOP48; 80xxx mode Fig 4. Pin configuration for TSSOP48; 68000 mode SC28L201A1DGG 80xxx mode VDD X2 X1/SCLK A6 IRQN A5 TXD A4 A3 I/O0A RXD I/O1A RESET I/O2A D7 I/O3A D6 I/O4A D5 I/O5A D4 I/O6A I/O7A VSS D3 VDD D2 I/O0B D1 I/O2B D0 I/O3B MODE_IM I/O4B A2 I/O6B A1 RDN A0 WRN IACKN CEN VSS 002aab421 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 VSS VDD VSS VDD VSS SC28L201A1DGG 68xxx mode VDD X2 X1/SCLK A6 IRQN A5 TXD A4 A3 I/O0A RXD I/O1A RESETN I/O2A D7 I/O3A D6 I/O4A D5 I/O5A D4 I/O6A I/O7A VSS D3 VDD D2 I/O0B D1 I/O2B D0 I/O3B MODE_IM I/O4B A2 I/O6B A1 DACKN A0 R/WN IACKN CEN VSS 002aab422 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 VSS VDD VSS VDD VSS Table 2: Pin description for 80xxx bus interface (Intel) See Figure 3. Symbol Pin Type Description MODE_IM 19 I Bus configuration. When HIGH or not connected configures the bus interface to the conditions shown in this table. D0 to D7 18, 17, 16, 15, 12, 11, 10, 9 I/O Data bus. Bidirectional 3-state data bus used to transfer commands, data and status between the UART and the CPU. D0 is the least significant bit. CEN 26 I Chip Enable. Active LOW input signal. When LOW, data transfers between the CPU and the UART are enabled on D[0:7] as controlled by the WRN, RDN and A6 to A0 inputs. When HIGH, places the D[0:7] lines in the 3-state condition. WRN 27 I Write strobe. When LOW and CEN is also LOW, the contents of the data bus is loaded into the addressed register. The transfer occurs on the rising edge of the signal. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |