поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC28L201 датащи(PDF) 49 Page - NXP Semiconductors

номер детали SC28L201
подробное описание детали  3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC28L201 датащи(HTML) 49 Page - NXP Semiconductors

Back Button SC28L201 Datasheet HTML 45Page - NXP Semiconductors SC28L201 Datasheet HTML 46Page - NXP Semiconductors SC28L201 Datasheet HTML 47Page - NXP Semiconductors SC28L201 Datasheet HTML 48Page - NXP Semiconductors SC28L201 Datasheet HTML 49Page - NXP Semiconductors SC28L201 Datasheet HTML 50Page - NXP Semiconductors SC28L201 Datasheet HTML 51Page - NXP Semiconductors SC28L201 Datasheet HTML 52Page - NXP Semiconductors SC28L201 Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 110 page
background image
9397 750 13138
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 31 October 2005
49 of 110
Philips Semiconductors
SC28L201
3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
[1]
If this bit is not ‘0’, the characters will be stripped regardless of bits [3:2] or [1:0].
8.2.5 Receiver Clock Select Register (RxCSR) and Transmitter Clock Select
Register (TxCSR)
Both registers consist of single 6-bit field that selects the clock source for the receiver and
transmitter respectively. During a read the unused bits in this register read ‘000’. The
‘BRG’ baud rates (fixed BRG rates) shown in Table 21 are based on the SCLK crystal
frequency of 14.7456 MHz. The baud rates shown in Table 21 will vary as the SCLK
crystal clock varies. For example, if the SCLK rate is changed to 7.3728 MHz all the rates
below will reduce by 1
2.
1:0
Address Recognition control.
00 = default
01 = Auto wake
10 = Auto doze
11 = Auto wake and Auto doze
This field controls the operation of the Address recognition logic. If the device
is not operating in the special or Wake-up mode, this hardware may be used
as a general-purpose character detector by choosing any combination except
00. Interrupt generation is controlled by the channel IMR. The interrupt may be
cleared by a read of the XISR, the Xon/Xoff Interrupt Status Register. See
further description in Section 7.4.7.6 “Wake-up mode”.
Table 19:
MR3 - Mode Register 3 (address 0x23) bit description …continued
Bit
Symbol
Description
Table 20:
RxCSR - Receiver Clock Select Register (address 0x30) and
TxCSR - Transmitter Clock Select Register (address 0x31) bit description
Bit
Symbol
Description
7:6
-
reserved
5:0
-
Transmitter/Receiver Clock Select code; see Table 21.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com