поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LFSC датащи(PDF) 69 Page - Lattice Semiconductor

номер детали LFSC
подробное описание детали  LatticeSC/M Family Data Sheet
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LATTICE [Lattice Semiconductor]
домашняя страница  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFSC датащи(HTML) 69 Page - Lattice Semiconductor

Back Button LFSC Datasheet HTML 65Page - Lattice Semiconductor LFSC Datasheet HTML 66Page - Lattice Semiconductor LFSC Datasheet HTML 67Page - Lattice Semiconductor LFSC Datasheet HTML 68Page - Lattice Semiconductor LFSC Datasheet HTML 69Page - Lattice Semiconductor LFSC Datasheet HTML 70Page - Lattice Semiconductor LFSC Datasheet HTML 71Page - Lattice Semiconductor LFSC Datasheet HTML 72Page - Lattice Semiconductor LFSC Datasheet HTML 73Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 237 page
background image
3-25
DC and Switching Characteristics
Lattice Semiconductor
LatticeSC/M Family Data Sheet
sysCLOCK PLL Timing
Over Recommended Operating Conditions
Parameter
Description
Conditions
Min.
Typ
Max.
Units
fIN
Input Clock Frequency (CLKI, CLKFB)
2
1000
MHz
fOUT
Output Clock Frequency (CLKOP,
CLKOS)
1.5625
1000
MHz
fVCO
PLL VCO Frequency
100
1000
MHz
fPFD
Phase Detector Input Frequency
2
700
MHz
AC Characteristics
tDT
Output Clock Duty Cycle
Default duty cycle selected
(at 50% levels)
45
55
%
tOPJIT
1
Output Clock Period Jitter
2 MHz ≤ fPFD ≤ 10 MHz
200
ps
fPFD > 10 MHz
100
ps
tCPJIT
1
Output Clock Cycle-to-Cycle Jitter
100
ps
tSKEW
Output Clock-to-Clock Skew (Between
Two Outputs with the Same Phase Set-
ting)
20
ps
tLOCK
PLL Lock-in Time
1
ms
tIPJIT
Input Clock Period Jitter
±250
ps
tHI
Input Clock High Time
At 80% level
350
ps
tLO
Input Clock Low Time
At 20% level
350
ps
tRSWA
Analog Reset Signal Pulse Width
100
ns
tRSWD
Digital Reset Signal Pulse Width
3
ns
tDEL
Timeshift Delay Step Size
40
80
120
ps
tRANGE
Timeshift Delay Range
+/- 560
ps
fSS
Spread Spectrum Modulation Frequency
30
500
KHz
% Spread
Percentage Downspread for SS Mode
0.5
1.5
%
VCO Clock Phase Adjustment Accuracy
-5
5
°
1. Values are measured with FPGA logic active, no additional I/Os toggling and REFCLK total jitter = 30 ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com