LFSC datasheet(40/237 Pages) LATTICE

40 / 237 page

2-36

Architecture

Lattice Semiconductor

LatticeSC/M Family Data Sheet

Since each quad has its own reference clock, different quads can support different standards on the same chip.

This feature makes the LatticeSC family of devices ideal for bridging between different standards.

ﬂexiPCS quads are not dedicated solely to industry standard protocols. Each quad (and each channel within a

quad) can be programmed for many user deﬁned data manipulation modes. For example, modes governing user-

deﬁned word alignment and multi-channel alignment can be programmed for non-standard protocol applications.

For more information on the functions and use of the ﬂexiPCS, refer to the LatticeSC ﬂexiPCS Data Sheet.

System Bus

Each LatticeSC device connects the FPGA elements with a standardized bus framework referred to as a System

Bus. Multiple bus masters optimize system performance by sharing resources between different bus masters such

as the MPI and conﬁguration logic. The wide data bus conﬁguration of 32 bits with 4-bit parity supports high-band-

width, data intensive applications.

There are two types of interfaces on the System Bus, master and slave. A master interface has the ability to per-

form actions on the bus, such as writes and reads to and from a speciﬁc address. A slave interface responds to the

actions of a master by accepting data and address on a write and providing data on a read. The System Bus has a

memory map which describes each of the slave peripherals that is connected on the bus. Using the addresses

listed in the memory map, a master interface can access each of the slave peripherals on the System Bus. Any and

all peripherals on the System Bus can be used at the same time. Table 2-12 list all of the available user peripherals

on the System Bus after device power-up.

Table 2-12. System Bus User Peripherals

The peripherals listed in Table 2-12 can be added when the System Bus module is created using Module IP/Man-

ager (ispLEVER Module/IP Manager).

Figure 2-31 also lists the existing peripherals on the System Bus. The gray boxes are available only during conﬁgu-

ration. Refer to Lattice technical note TN1080, LatticeSC sysCONFIG Usage Guide, for conﬁguration options. The

Status and Conﬁg box refers to internal System Bus registers. This document presents all the interfaces listed in

Table 2-12 in detail to help the user utilize the desired functions of the System Bus.

Peripheral

Name

Interface Type

Micro Processor Interface

MPI

Master

User Master Interface

UMI

Master

User Slave Interface

USI

Slave

Serial Management Interface (PLL, DLL, User Logic)

SMI

Slave

Physical Coding Sublayer

PCS

Slave

Direct FPGA Access

DFA

Slave

LFSC датащи(PDF) 40 Page - Lattice Semiconductor

LFSC датащи(HTML) 40 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL