поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSD835G2 датащи(PDF) 34 Page - STMicroelectronics

номер детали PSD835G2
подробное описание детали  Flash PSD, 5V Supply, for 8-bit MCUs 4 Mbit 256 Kbit Dual Flash Memories and 64 Kbit SRAM
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD835G2 датащи(HTML) 34 Page - STMicroelectronics

Back Button PSD835G2 Datasheet HTML 30Page - STMicroelectronics PSD835G2 Datasheet HTML 31Page - STMicroelectronics PSD835G2 Datasheet HTML 32Page - STMicroelectronics PSD835G2 Datasheet HTML 33Page - STMicroelectronics PSD835G2 Datasheet HTML 34Page - STMicroelectronics PSD835G2 Datasheet HTML 35Page - STMicroelectronics PSD835G2 Datasheet HTML 36Page - STMicroelectronics PSD835G2 Datasheet HTML 37Page - STMicroelectronics PSD835G2 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 102 page
background image
PSD835G2
34/102
SPECIFIC FEATURES
Flash Memory Sector Protect
Each primary and secondary Flash memory sector
can be separately protected against Program and
Erase cycles. Sector Protection provides addition-
al data security because it disables all Program or
Erase cycles. This mode can be activated through
the JTAG/ISP Port or a Device Programmer.
Sector protection can be selected for each sector
using the PSDsoft program. This automatically
protects selected sectors when the device is pro-
grammed through the JTAG Port or a Device Pro-
grammer.
Flash
memory
sectors
can
be
unprotected to allow updating of their contents us-
ing the JTAG Port or a Device Programmer. The
MCU can read (but cannot change) the sector pro-
tection bits.
Any attempt to program or erase a protected Flash
memory sector is ignored by the device. The Verify
operation results in a READ of the protected data.
The retention of the Protection status is thus en-
sured.
The sector protection status can be read by the
MCU through the primary and secondary Flash
memory protection registers (in the CSIOP block).
See Table 18., page 21 and Table 19., page 22.
Reset Flash
The Reset Flash instruction consists of one
WRITE cycle (see Table 28., page 27). It can also
be optionally preceded by the standard two
WRITE decoding cycles (writing AAh to AAAh and
55h to 554h).
It must be executed after:
– Reading the Flash Protection Status or Flash ID
using the Flash instruction.
– An Error condition has occurred (and the device
has set the Error Flag Bit (DQ5) to ’1’) during a
Flash memory Program or Erase cycle.
The Reset Flash instruction puts the Flash memo-
ry back into normal READ mode immediately. If an
Error condition has occurred (and the device has
set the Error Flag Bit (DQ5) to ’1’) the Flash mem-
ory is put back into normal READ mode within
25
µs of the Reset Flash instruction having been
issued. The Reset Flash instruction is ignored
when it is issued during a Program or Bulk Erase
cycle of the Flash memory. The Reset Flash in-
struction aborts any on-going Sector Erase cycle,
and returns the Flash memory to the normal READ
mode within 25
µs.
Reset (RESET) Signal
A pulse on Reset (RESET) aborts any cycle that is
in progress, and resets the Flash memory to the
READ mode. When the reset occurs during a Pro-
gram or Erase cycle, the Flash memory takes up
to 25
µs to return to the READ mode. It is recom-
mended that the Reset (RESET) pulse (except for
the one described in Power-Up Reset, page 74)
be at least 25
µs so that the Flash memory is al-
ways ready for the MCU to fetch the bootstrap in-
structions after the Reset cycle is complete.
SRAM
The SRAM is enabled when SRAM Select (RS0)
from the DPLD is High. SRAM Select (RS0) can
contain up to three product terms, allowing flexible
memory mapping.
The SRAM can be backed up using an external
battery. The external battery should be connected
to Voltage Stand-by (VSTBY, PE6). If you have an
external battery connected to the PSD, the con-
tents of the SRAM are retained in the event of a
power loss. The contents of the SRAM are re-
tained so long as the battery voltage remains at
2 V or greater. If the supply voltage falls below the
battery voltage, an internal power switch-over to
the battery occurs.
PE7 can be configured as an output that indicates
when power is being drawn from the external bat-
tery. Battery-on Indicator (VBATON, PE7) is High
when the supply voltage falls below the battery
voltage and the battery on Voltage Stand-by
(VSTBY, PE6) is supplying power to the internal
SRAM.
SRAM Select (RS0), Voltage Stand-by (VSTBY,
PC2) and Battery-on Indicator (VBATON, PC4) are
all configured using PSDsoft Express Configura-
tion.
The SRAM Select (RS0), VBATON and VSTBY are
all configured using PSDsoft.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com