| поискавой системы для электроныых деталей |
|
PSD835G2 датащи(PDF) 75 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD835G2 датащи(HTML) 75 Page - STMicroelectronics |
|
75 / 102 page ![]() 75/102 PSD835G2 Table 47. Status During Power-Up Reset, Warm Reset and Power-down Mode Note: 1. The SR_cod and PeriphMode Bits in the VM Register are always cleared to ’0’ on Power-Up Reset or Warm Reset. Port Configuration Power-Up Reset Warm Reset Power-down Mode MCU I/O Input mode Input mode Unchanged PLD Output Valid after internal PSD configuration bits are loaded Valid Depends on inputs to PLD (addresses are blocked in PD mode) Address Out Tri-stated Tri-stated Not defined Data Port Tri-stated Tri-stated Tri-stated Peripheral I/O Tri-stated Tri-stated Tri-stated Register Power-Un Reset Warm Reset Power-down Mode PMMR0 and PMMR2 Cleared to ’0’ Unchanged Unchanged Macrocells flip-flop status Cleared to ’0’ by internal Power-Up Reset Depends on .re and .pr equations Depends on .re and .pr equations VM Register1 Initialized, based on the selection in PSDsoft Configuration menu Initialized, based on the selection in PSDsoft Configuration menu Unchanged All other registers Cleared to ’0’ Cleared to ’0’ Unchanged |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |