PSD835G2 datasheet(32/102 Pages) STMICROELECTRONICS

32 / 102 page

PSD835G2

32/102

Data Toggle

Checking the Toggle Flag Bit (DQ6) is a method of

determining whether a Program or Erase cycle is

in progress or has completed. Figure 8 shows the

Data Toggle algorithm.

When the MCU issues a Program instruction, the

embedded algorithm within the PSD begins. The

MCU then reads the location of the byte to be pro-

grammed in Flash memory to check status. The

Toggle Flag Bit (DQ6) of this location toggles each

time the MCU reads this location until the embed-

ded algorithm is complete. The MCU continues to

read this location, checking the Toggle Flag Bit

(DQ6) and monitoring the Error Flag Bit (DQ5).

When the Toggle Flag Bit (DQ6) stops toggling

(two consecutive READs yield the same value),

and the Error Flag Bit (DQ5) remains '0,' the em-

bedded algorithm is complete. If the Error Flag Bit

(DQ5) is 1,' the MCU should test the Toggle Flag

Bit (DQ6) again, since the Toggle Flag Bit (DQ6)

may have changed simultaneously with the Error

Flag Bit (DQ5, see Figure 8).

The Error Flag Bit (DQ5) is set if either an internal

time-out occurred while the embedded algorithm

attempted to program the byte, or if the MCU at-

tempted to program a ’1’ to a bit that was not

erased (not erased is logic 0).

It is suggested (as with all Flash memories) to read

the location again after the embedded program-

ming algorithm has completed, to compare the

Byte that was written to Flash memory with the

Byte that was intended to be written.

When using the Data Toggle method after an

Erase cycle, Figure 8 still applies. the Toggle Flag

Bit (DQ6) toggles until the Erase cycle is complete.

A 1 on the Error Flag Bit (DQ5) indicates a time-out

condition on the Erase cycle; a ’0’ indicates no er-

ror. The MCU can read any location within the sec-

tor being erased to get the Toggle Flag Bit (DQ6)

and the Error Flag Bit (DQ5).

PSDsoft generates ANSI C code functions which

implement these Data Toggling algorithms.

Unlock Bypass

The Unlock Bypass instructions allow the system

to program bytes to the Flash memories faster

than using the standard Program instruction. The

Unlock Bypass mode is entered by first initiating

two Unlock cycles. This is followed by a third

WRITE cycle containing the Unlock Bypass code,

20h (as shown in Table 28., page 27).

The Flash memory then enters the Unlock Bypass

mode. A two-cycle Unlock Bypass Program in-

struction is all that is required to program in this

mode. The first cycle in this instruction contains

the Unlock Bypass Program code, A0h. The sec-

ond cycle contains the program address and data.

Additional data is programmed in the same man-

ner. These instructions dispense with the initial

two Unlock cycles required in the standard Pro-

gram instruction, resulting in faster total Flash

memory programming.

During the Unlock Bypass mode, only the Unlock

Bypass Program and Unlock Bypass Reset Flash

instructions are valid.

To exit the Unlock Bypass mode, the system must

issue the two-cycle Unlock Bypass Reset Flash in-

struction. The first cycle must contain the data

90h; the second cycle, the data 00h. Addresses

are Don’t Care for both cycles. The Flash memory

then returns to READ mode.

Figure 8. Data Toggle Flowchart

READ

DQ5 & DQ6

START

READ DQ6

FAIL

PASS

AI01370B

DQ6

TOGGLE

YES

DQ5

= 1

YES

DQ6

TOGGLE

PSD835G2 датащи(PDF) 32 Page - STMicroelectronics

PSD835G2 датащи(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL