поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSD835G2 датащи(PDF) 92 Page - STMicroelectronics

номер детали PSD835G2
подробное описание детали  Flash PSD, 5V Supply, for 8-bit MCUs 4 Mbit 256 Kbit Dual Flash Memories and 64 Kbit SRAM
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD835G2 датащи(HTML) 92 Page - STMicroelectronics

Back Button PSD835G2 Datasheet HTML 88Page - STMicroelectronics PSD835G2 Datasheet HTML 89Page - STMicroelectronics PSD835G2 Datasheet HTML 90Page - STMicroelectronics PSD835G2 Datasheet HTML 91Page - STMicroelectronics PSD835G2 Datasheet HTML 92Page - STMicroelectronics PSD835G2 Datasheet HTML 93Page - STMicroelectronics PSD835G2 Datasheet HTML 94Page - STMicroelectronics PSD835G2 Datasheet HTML 95Page - STMicroelectronics PSD835G2 Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 102 page
background image
PSD835G2
92/102
Table 63. WRITE Timing
Note: 1. Any input used to select an internal PSD function.
2. In multiplexed mode, latched address generated from ADIO delay to address output on any port.
3. WR has the same timing as E and DS signals.
4. Assuming data is stable before active WRITE signal.
5. Assuming WRITE is active before data becomes valid.
6. tWHAX2 is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.
7. tWHDX is 6ns when writing to Output Macrocell Registers AB and BC.
Symbol
Parameter
Conditions
-70
-90
Unit
Min
Max
Min
Max
tLVLX
ALE or AS Pulse Width
15
20
ns
tAVLX
Address Setup Time
(Note 1)
46
ns
tLXAX
Address Hold Time
(Note 1)
78
ns
tAVWL
Address Valid to Leading
Edge of WR
(Notes 1,3)
815
ns
tSLWL
CS Valid to Leading Edge of WR
(Note 3)
12
15
ns
tDVWH
WR Data Setup Time
(Note 3)
25
35
ns
tWHDX
WR Data Hold Time
(Note 3,7)
45
ns
tWLWH
WR Pulse Width
(Note 3)
28
35
ns
tWHAX1
Trailing Edge of WR to Address Invalid
(Note 3)
68
ns
tWHAX2
Trailing Edge of WR to DPLD Address
Invalid
(Note 3,6)
00
ns
tWHPV
Trailing Edge of WR to Port Output
Valid Using I/O Port Data Register
(Note 3)
27
30
ns
tDVMV
Data Valid to Port Output Valid
Using Macrocell Register
Preset/Clear
(Notes 3,5)
42
55
ns
tAVPV
Address Input Valid to Address
Output Delay
(Note 2)
20
25
ns
tWLMV
WR Valid to Port Output Valid Using
Macrocell Register Preset/Clear
(Notes 3,4)
48
55
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com