поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9154 датащи(PDF) 23 Page - Analog Devices

номер детали AD9154
подробное описание детали  Digital-to-Analog Converter
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9154 датащи(HTML) 23 Page - Analog Devices

Back Button AD9154 Datasheet HTML 19Page - Analog Devices AD9154 Datasheet HTML 20Page - Analog Devices AD9154 Datasheet HTML 21Page - Analog Devices AD9154 Datasheet HTML 22Page - Analog Devices AD9154 Datasheet HTML 23Page - Analog Devices AD9154 Datasheet HTML 24Page - Analog Devices AD9154 Datasheet HTML 25Page - Analog Devices AD9154 Datasheet HTML 26Page - Analog Devices AD9154 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 124 page
background image
Data Sheet
AD9154
Rev. C | Page 23 of 124
Multibyte data transfers can be performed as well. Hold the CS
pin low for multiple data transfer cycles (eight SCLKs) after the
first data transfer word following the instruction cycle. The first
eight SCLKs following the instruction cycle read from or write
to the register provided in the instruction cycle. For each
additional eight SCLK cycles, the address is either incremented
or decremented and the read/write occurs on the new register.
Set the direction of the address using the address increment bits
(Register 0x000, Bit 5 and Bit 2).
When the address increment bits = 1, the multicycle addresses
are incremented. When the address increment bits = 0, the
addresses are decremented. A new write cycle can always be
initiated by bringing CS high and then low again.
During writes to Register 0x0000 only, the chip tests the first
nibble following the address phase, ignoring the second nibble.
This is completed independently from the LSB first bit and ensures
that there are extra clock cycles following the soft reset bits
(Register 0x000, Bit 0 and Bit 7).
R/W A14 A13
A3
A2
A1
A0 D7N D6N D5N
D00
D10
D20
D30
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
SDIO
CS
Figure 37. Serial Register Interface Timing, MSB First, Address Increment Bits = 0
A0
A1
A2
A12 A13 A14
D00 D10 D20
D7N
D6N
D5N
D4N
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
SDIO
CS
R/W
Figure 38. Serial Register Interface Timing, LSB First, Address Increment Bits = 1
SCLK
SDIO
CS
DATA BIT n – 1
DATA BIT n
tDV
Figure 39. Timing Diagram for Serial Port Register Read
SCLK
SDIO
CS
INSTRUCTION BIT 14
INSTRUCTION BIT 0
INSTRUCTION BIT 15
tSCS
tDS
tDH
tPWH
tPWL
tHCS
Figure 40. Timing Diagram for Serial Port Register Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com