AD9154 datasheet(95/124 Pages) AD

95 / 124 page

Data Sheet

AD9154

Rev. C | Page 95 of 124

Addr.

Name

Bits

Bit Name

Settings

Description

Reset

Access

ERR_KUNSUPP

Unsupported K Values.

0x0

1 K value unsupported.

ERR_SUBCLASS

Unsupported SUBCLASSV Value.

0x0

1 Unsupported subclass value.

ERR_INTSUPP

Unsupported Interpolation Factor.

0x0

1 Error with interpolation value.

0x034

SYNC_

ERRWINDOW

[7:3]

RESERVED

Reserved.

0x0

[2:0]

ERRWINDOW

Sync Error Window. Synchronization rotates the clock

based on a difference in the sample of the current

phase of the internal clocks and the programmed

target based on the SYSREF± sample time. If SYSREF±

cannot be guaranteed to always exist in the same

period of the device clock associated with the target

phase from SYSREF± to SYSREF± (ERRWINDOW = 0),

then the user may choose to apply an error window

to synchronization. The error window allows the

SYSREF± sample phase to vary within the confines of

the window without triggering a clock adjustment.

0x0

R/W

0 Error window tolerance ±1/2.

1 Error window tolerance ±1.

2 Error window tolerance ±2.

3 Error window tolerance ±3.

4 Error window tolerance ±4.

5 Error window tolerance ±5.

6 Error window tolerance ±6.

7 Error window tolerance ±7.

0x038

SYNC_

LASTERR_L

[7:0]

LASTERROR_L

Sync Last Error[7:0]. The value of SYNC_LASTERR_L

and SYNC_LASTERR_H[0] for the readback

SYNC_LASTERR. SYNC_LASTERR is a measure of the

error between the SYSREF sample phase and the

target value that caused the last clock adjustment.

This value is sticky and does not update until a clock

adjustment occurs. Clear this value using the

SYNCCLRLAST bit. The value is in DAC clocks.

0x0

0x039

SYNC_

LASTERR_H

LASTUNDER

Sync Last Error Under Flag. This bit shows that the

phase error between the SYSREF sample point and

the target is below the error window limit.

0x0

1 Current phase error over window tolerance.

LASTOVER

Sync Last Error Over Flag. This bit shows that the

phase error between the SYSREF sample point and

the target is above the error window limit.

0x0

1 Last phase error under window tolerance.

[5:1]

RESERVED

Reserved.

0x0

LASTERROR_H

Sync Last Error, Bit 8, and Flags.

0x0

0x03A

SYNC_

CONTROL

SYNCENABLE

Sync Logic Enable.

0x0

R/W

1 Enable sync logic.

0 Disable sync logic.

SYNCARM

Sync Arming Strobe.

0x0

R/W

1 Sync one-shot arming.

SYNCCLRSTKY

Sync Sticky Bit Clear.

0x0

R/W

1 Clear sticky status bits REFROTA and REFTRIP.

SYNCCLRLAST

Sync Clear LAST.

0x0

R/W

1 Clear the LAST errors.

AD9154 датащи(PDF) 95 Page - Analog Devices

AD9154 датащи(HTML) 95 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL