AD9154 datasheet(32/124 Pages) AD

32 / 124 page

AD9154

Data Sheet

Rev. C | Page 32 of 124

Use the list of delay values to calculate LMFCDel and LMFCVar,

but note that some of the delay values may need to be

remapped first.

The maximum possible value for DYN_LINK_LATENCY_x is one

less than the number of PClocks in a multiframe (PClocksPerMF).

A rollover condition may be encountered, meaning the set of

recorded delay values may roll over the edge of a multiframe. If

so, Delay values may be near both 0 and PClocksPerMF. If this

occurs, add PClocksPerMF to the set of values near 0.

For example, for Delay value readbacks of 6, 7, 0, and 1, the 0

and 1 Delay values must be remapped to 8 and 9, making the

new set of Delay values 6, 7, 8, and 9.

Across power cycles, links, and devices,

•

MinDelay is the minimum of all delay measurements.

•

FALL_COUNT_Delay is the maximum of all delay

measurements.

For safety, add a guard band of 1 PClock cycle to each end of

the link delay and calculate LMFCVar and LMFCDel with the

following equation:

LMFCVar = (FALL_COUNT_Delay + 1) − (MinDelay − 1)

Note that if LMFCVar must be more than 10, the AD9154

cannot tolerate the variable delay in the system.

For Subclass 1,

LMFCDel = ((MinDelay − 1) × PClockFactor) % K

For Subclass 0

LMFCDel = (MinDelay − 1) % PClockPerMF

Program the same LMFCDel and LMFCVar across all links and

devices.

See the Link Delay Setup Example, Without Known Delay

section for an example calculation.

CROSSBAR SETUP

Registers 0x308 to Register 0x30B allow arbitrary mapping of

physical lanes (SERDINx±) to logical lanes used by the SERDES

deframers.

Table 33. Crossbar Registers

Address

Bits

Logical Lane

0x308

[2:0]

XBARVAL0

0x308

[5:3]

XBARVAL1

0x309

[2:0]

XBARVAL2

0x309

[5:3]

XBARVAL3

0x30A

[2:0]

XBARVAL4

0x30A

[5:3]

XBARVAL5

0x30B

[2:0]

XBARVAL6

0x30B

[5:3]

XBARVAL7

Write each XBARVALy with the number (x) of the desired physical

lane (SERDINx±) from which to get data. By default, all logical

lanes use the corresponding physical lane as their data source. For

example, by default, XBARVAL0 = 0, meaning Logical Lane 0

receives data from Physical Lane 0 (SERDIN0±). If instead the

user wants to use SERDIN4± as the source for Logical Lane 0,

the user must write XBARVAL0 = 4.

AD9154 датащи(PDF) 32 Page - Analog Devices

AD9154 датащи(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL