поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9154 датащи(PDF) 8 Page - Analog Devices

номер детали AD9154
подробное описание детали  Digital-to-Analog Converter
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9154 датащи(HTML) 8 Page - Analog Devices

Back Button AD9154 Datasheet HTML 4Page - Analog Devices AD9154 Datasheet HTML 5Page - Analog Devices AD9154 Datasheet HTML 6Page - Analog Devices AD9154 Datasheet HTML 7Page - Analog Devices AD9154 Datasheet HTML 8Page - Analog Devices AD9154 Datasheet HTML 9Page - Analog Devices AD9154 Datasheet HTML 10Page - Analog Devices AD9154 Datasheet HTML 11Page - Analog Devices AD9154 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 124 page
background image
AD9154
Data Sheet
Rev. C | Page 8 of 124
SYSREF TO DAC CLOCK TIMING SPECIFICATIONS
AVDD33 = 3.3 V, SIOVDD33 = 3.3 V, IOVDD = 1.8 V, DVDD12 = 1.2 V, CVDD12 = 1.2 V, PVDD12 = 1.2 V, SVDD12 = 1.2 V, VTT = 1.2 V,
TA = −40°C to +85°C, IOUTFS = 20 mA, SYSREF± common-mode voltages = 0.0 V, 0.6 V, 1.25 V, and 2.0 V, unless otherwise noted.
Table 5.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
SYSREF
Differential swing = 0.4 V, slew rate = 1.3 V/ns
Setup Time
AC-coupled
89
ps
DC-coupled
111
ps
Hold Time
AC-coupled
105
ps
DC-coupled
145
ps
Differential swing = 0.7 V, slew rate = 2.28 V/ns
Setup Time
AC-coupled
71
ps
DC-coupled
81
ps
Hold Time
AC-coupled
97
ps
DC-coupled
118
ps
Differential swing = 1.0 V, slew rate = 3.26 V/ns
Setup Time
AC-coupled
58
ps
DC-coupled
64
ps
Hold Time
AC-coupled
92
ps
DC-coupled
108
ps
DIGITAL INPUT DATA TIMING SPECIFICATIONS
AVDD33 = 3.3 V, SIOVDD33 = 3.3 V, IOVDD = 1.8 V, DVDD12 = 1.2 V, CVDD12 = 1.2 V, PVDD12 = 1.2 V, SVDD12 = 1.2 V,
VTT = 1.2 V, TA = 25°C, IOUTFS = 20 mA, unless otherwise noted.
Table 6.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
LATENCY
Interface, Excluding Transport
Layer Delay Buffer
17
PClock1 cycles
Interpolation
With or without modulation
1×
94
DAC clock cycles
2×
130
DAC clock cycles
4×
250
DAC clock cycles
8×
474
DAC clock cycles
Inverse Sinc
17
DAC clock cycles
Fine Modulation
20
DAC clock cycles
Coarse Modulation
fS/8
8
DAC clock cycles
fS/4
4
DAC clock cycles
Digital Phase Adjust
12
DAC clock cycles
Digital Gain Adjust
12
DAC clock cycles
Power-Up Time
Dual A Only
Register 0x011 from 0x60 to 0x00
30
µs
Dual B Only
Register 0x011 from 0x18 to 0x00
30
µs
All DACs
Register 0x011 from 0x78 to 0x00
30
µs
1
PClock is the AD9154 internal processing clock running at the JESD204B lane rate ÷ 40.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com