SC2200 datasheet(200/433 Pages) NSC

200 / 433 page

www.national.com

200

Revision 3.0

Core Logic Module (Continued)

Memory Write and Invalidate. Allow the Core Logic module to do memory write and invalidate cycles, if the PCI Cache

Line register (F0 Index 0Ch) is set to 32 bytes (08h).

0: Disable. (Default)

1: Enable.

Special Cycles. Allow the Core Logic module to respond to special cycles.

0: Disable.

1: Enable. (Default)

This bit must be enabled to allow the internal CPU Warm Reset signal to be triggered from a CPU Shutdown cycle.

Bus Master. Allow the Core Logic module bus mastering capabilities.

0: Disable.

1: Enable. (Default)

This bit must be set to 1.

Memory Space. Allow the Core Logic module to respond to memory cycles from the PCI bus.

0: Disable.

1: Enable. (Default)

I/O Space. Allow the Core Logic module to respond to I/O cycles from the PCI bus:

0: Disable.

1: Enable. (Default)

This bit must be set to 1 to access I/O offsets through F0BAR0 and F0BAR1 (see F0 Index 10h and 14h).

Index 06h-07h

PCI Status Register (R/W)

Reset Value: 0280h

Detected Parity Error. This bit is set whenever a parity error is detected.

Write 1 to clear.

Signaled System Error. This bit is set whenever the Core Logic module asserts SERR# active.

Write 1 to clear.

Received Master Abort. This bit is set whenever a master abort cycle occurs. A master abort occurs when a PCI cycle is

not claimed, except for special cycles.

Write 1 to clear.

Received Target Abort. This bit is set whenever a target abort is received while the Core Logic module is the master for the

PCI cycle.

Write 1 to clear.

Signaled Target Abort. This bit is set whenever the Core Logic module signals a target abort. This occurs when an address

parity error occurs for an address that hits in the active address decode space of the Core Logic module.

Write 1 to clear.

10:9

DEVSEL# Timing. (Read Only) These bits are always 01, as the Core Logic module always responds to cycles for which it

is an active target with medium DEVSEL# timing.

00: Fast

01: Medium

10: Slow

11: Reserved.

Data Parity Detected. This bit is set when:

The Core Logic module asserts PERR# or observed PERR# asserted.

The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is set (F0 Index 04h[6] = 1).

Write 1 to clear.

Fast Back-to-Back Capable. (Read Only) Enables the Core Logic module, as a target, to accept fast back-to-back transac-

tions.

0: Disable.

1: Enable.

This bit is always set to 1.

6:0

Reserved. (Read Only) Must be set to 0 for future use.

Index 08h

Device Revision ID Register (RO)

Reset Value: 00h

Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support (Continued)

Bit

Description

SC2200 датащи(PDF) 200 Page - National Semiconductor (TI)

SC2200 датащи(HTML) 200 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL