SC2200 datasheet(199/433 Pages) NSC

199 / 433 page

Revision 3.0

199

www.national.com

Core Logic Module (Continued)

5.4

CHIPSET REGISTER SPACE

The Chipset Register Space of the Core Logic module is

comprised of six separate functions (F0-F5), each with its

own register space. Base Address Registers (BARs) in

each PCI header register space set the base address for

the configuration registers for each respective function. The

configuration registers accessed through BARs are I/O or

memory mapped. The PCI header registers in all functions

are very similar.

Function 0 (F0): PCI Header/Bridge Configuration

Registers for GPIO, and LPC Support (see Section

5.4.1).

Function 1 (F1): PCI Header Registers for SMI Status

and ACPI Support (see Section 5.4.2 on page 243).

Function 2 (F2): PCI Header/Channel 0 and 1 Configu-

ration Registers for IDE Controller Support (see Sec-

tion 5.4.3 on page 262).

Function 3 (F3): PCI Header Registers for XpressAU-

DIO Audio Support (see Section 5.4.4 on page 268).

Function 4 (F4): PCI Header Registers Video Proces-

sor Support (see Section 6.3 on page 334).

Function 5 (F5): PCI Header Registers for X-Bus

Expansion Support (see Section 5.4.5 on page 283).

Function 5 contain six BARs in their standard PCI

header locations (i.e., Index 10h, 14h, 18h, 1Ch, 20h,

and 24h). In addition there are six mask registers that

allow the six BARs to be fully programmable from 4

GB to 16 bytes for memory and from 4 GB to 4 bytes

for I/O

General Remarks:

• Reserved bits that are defined as "must be set to 0 or 1"

should be written with that value.

• Reserved bits that are not defined as "must be set to 0

or 1" should be written with a value that is read from

them.

• "Read to Clear" registers that are wider than one byte

should be read in one read operation. If they are read a

byte at a time, status bits may be lost, or not cleared.

5.4.1

Bridge, GPIO, and LPC Registers - Function 0

The register space designated as Function 0 (F0) is used

to configure Bridge features and functionality unique to the

Core Logic module. In addition, it configures the PCI por-

tion of support hardware for the GPIO and LPC support

registers. The bit formats for the PCI Header and Bridge

Configuration registers are given in Table 5-29.

Note:

The registers at F0 Index 50h-FFh can also be

accessed at F1BAR0+I/O Offset 50h-FFh. How-

ever, the preferred method is to program these reg-

isters through the F0 register space.

Located in the PCI Header registers of F0, are two Base

Address Registers (F0BARx) used for pointing to the regis-

ter spaces designated for GPIO and LPC configuration

(described in Section 5.4.1.1 "GPIO Support Registers" on

page 231 and Section 5.4.1.2 "LPC Support Registers" on

page 235).

Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support

Bit

Description

Index 00h-01h

Vendor Identification Register (RO)

Reset Value: 100Bh

Index 02h-03h

Device Identification Register (RO)

Reset Value: 0500h

Index 04h-05h

PCI Command Register (R/W)

Reset Value: 000Fh

15:10

Reserved. Must be set to 0.

Fast Back-to-Back Enable. This function is not supported when the Core Logic module is a master. It must always be dis-

abled (i.e., must be set to 0).

SERR#. Allow SERR# assertion on detection of special errors.

0: Disable. (Default)

1: Enable.

Wait Cycle Control (Read Only). This function is not supported in the Core Logic module. It is always disabled (always

reads 0, hardwired).

Parity Error. Allow the Core Logic module to check for parity errors on PCI cycles for which it is a target and to assert

PERR# when a parity error is detected.

0: Disable. (Default)

1: Enable.

VGA Palette Snoop Enable. (Read Only) This function is not supported in the Core Logic module. It is always disabled

(always reads 0, hardwired).

SC2200 датащи(PDF) 199 Page - National Semiconductor (TI)

SC2200 датащи(HTML) 199 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL