| поискавой системы для электроныых деталей |
|
SC2200 датащи(PDF) 131 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
SC2200 датащи(HTML) 131 Page - National Semiconductor (TI) |
|
131 / 433 page ![]() Revision 3.0 131 www.national.com SuperI/O Module (Continued) 4.7.3 Acknowledge (ACK) Cycle The ACK cycle consists of two signals: the ACK clock pulse sent by the master with each byte transferred, and the ACK signal sent by the receiving device (see Figure 4-15). The master generates the ACK clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the ABD line (permits it to go high) to allow the receiver to send the ACK signal. The receiver must pull down the ABD line during the ACK clock pulse, signalling that it has cor- rectly received the last data byte and is ready to receive the next byte. Figure 4-16 illustrates the ACK cycle. Figure 4-15. ACCESS.bus Data Transaction Figure 4-16. ACCESS.bus Acknowledge Cycle S P Start Condition Stop Condition ABD ABC MSB ACK ACK 12 3-6 7 8 9 1 23 - 8 9 Acknowledge Signal From Receiver Byte Complete Interrupt Within Receiver Clock Line Held Low by Receiver While Interrupt is Serviced S Start Condition ABC 12 3-6 7 8 9 Transmitter Stays Off Bus During Acknowledge Clock Acknowledge Signal From Receiver Data Output by Transmitter Data Output by Receiver |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |