поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

82375EB датащи(PDF) 64 Page - Intel Corporation

номер детали 82375EB
подробное описание детали  PCI-EISA BRIDGE (PCEB)
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

82375EB датащи(HTML) 64 Page - Intel Corporation

Back Button 82375EB Datasheet HTML 60Page - Intel Corporation 82375EB Datasheet HTML 61Page - Intel Corporation 82375EB Datasheet HTML 62Page - Intel Corporation 82375EB Datasheet HTML 63Page - Intel Corporation 82375EB Datasheet HTML 64Page - Intel Corporation 82375EB Datasheet HTML 65Page - Intel Corporation 82375EB Datasheet HTML 66Page - Intel Corporation 82375EB Datasheet HTML 67Page - Intel Corporation 82375EB Datasheet HTML 68Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 131 page
background image
82375EBSB
512 PCI CYCLE DESCRIPTIONS
Each PCI Command is listed below with the following format of information
Command Type
PCEB target support
-Decode method
-Data path
-PCEB response
-Result of no response on EISA
PCEB initiator support
-Data path
-Conditions for generating command
-Result of no response on PCI
5121 Interrupt Acknowledge
Target support
Decode
Positive
Data Path
Flow through
Response
The interrupt acknowledge cycle is subject to retry If the PCEB is locked or if the interrupt acknowledge cycle
triggers buffer management activity or if the EISA Bus is occupied by an EISAISA master or the DMA the
interrupt acknowledge cycle is retried
The interrupt acknowledge command is a single byte read that is implicitly addressed to the interrupt controller
in the ESC component The address bits are logical ‘‘don’t cares’’ during the address phase and the byte
enables indicate to the PCEB that an 8-bit interrupt vector is to be returned on byte 0 After performing the
necessary buffer management operations and obtaining ownership of the EISA Bus the PCEB generates a
single pulse on the PEREQ
INTA
inter-chip signal and performs an IO read cycle (on the EISA Bus) to
the ESC internal registers residing at IO address 04h The ESC decode logic uses the PEREQ
INTA
signal to distinguish between standard accesses to IO address 04h (DMA controller) and special accesses
that result in a vector being read by the PCEB The PCEB holds the PCI Bus in wait states until the interrupt
vector is returned PEREQ
INTA
remains asserted until the end of the read cycle
Result of no response on EISA
The PCEB runs a standard length EISA IO read cycle and terminates normally The value of the data returned
as an interrupt vector is meaningless
Initiator support
None
NOTE
The PCEB only responds to PCI interrupt acknowledge cycles if this operation is enabled via bit 5 of
the PCICON Register)
64



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com