| поискавой системы для электроныых деталей |
|
82375EB датащи(PDF) 39 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82375EB датащи(HTML) 39 Page - Intel Corporation |
|
39 / 131 page ![]() 82375EBSB 3116 IORTISA IO RECOVERY TIMER REGISTER Address Offset 4Ch Default Value 56 Attribute ReadWrite Size 8 bits The IO recovery logic is used to guarantee a minimum amount of time between back-to-back 8-bit and 16-bit PCI-to-ISA IO slave accesses These minimum times are programmable The IO recovery mechanism in the PCEB is used to add recovery delay between PCI-originated 8-bit and 16- bit IO cycles to ISA devices The delay is measured from the rising edge of the EISA command signal (CMD ) to the falling edge of the next EISA command The delay is equal to the number of EISA Bus clocks (BCLKs) that correspond to the value contained in bits 10 for 16-bit IO devices and in bits 53 for 8-bit IO devices Note that no additional delay is inserted for back-to-back IO ‘‘sub-cycles’’ generated as a result of byte assembly or disassembly This register defaults to 8- and 16-bit recovery enabled with two clocks of IO recovery Bit Description 7 Reserved 6 Bit IO Recovery Enable This bit enables the recovery times programmed into bits 0 and 1 of this register When this bit is set to 1 the recovery times shown for bits 5-3 are enabled When this bit is set to 0 recovery times are disabled 53 8-Bit IO Recovery times This 3-bit field defines the recovery times for 8-bit IO Programmable delays between back-to-back 8-bit PCI cycles to ISA IO slaves is shown in terms of EISA clock cycles (BCLK) The selected delay programmed into this field is enableddisabled via bit 6 of this register Bits 53 BCLK 001 1 010 2 011 3 100 4 101 5 110 6 111 7 000 8 2 16-Bit IO Recovery Enable This bit enables the recovery times programmed into bits 0 and 1 of this register When this bit is set to 1 the recovery times shown for bits 0 and 1 are enabled When this bit is set to 0 recovery times are disabled 10 16-Bit IO Recovery Times This 2-bit field defines the Recovery time for 16-bit IO Programmable delays between back-to-back 16-bit PCI cycles to ISA IO slaves is shown in terms of EISA clock cycles (BCLK) The selected delay programmed into this field is enableddisabled via bit 2 of this register Bits 10 B CLK 01 1 10 2 11 3 00 4 39 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |