поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MSP430 датащи(PDF) 62 Page - Texas Instruments

номер детали MSP430
подробное описание детали  AFEx8101 16-Bit and 14-Bit, Low-Power DACs With Voltage Reference and Diagnostic ADC for 4-mA to 20-mA Loop-Powered Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

MSP430 датащи(HTML) 62 Page - Texas Instruments

Back Button MSP430 Datasheet HTML 58Page - Texas Instruments MSP430 Datasheet HTML 59Page - Texas Instruments MSP430 Datasheet HTML 60Page - Texas Instruments MSP430 Datasheet HTML 61Page - Texas Instruments MSP430 Datasheet HTML 62Page - Texas Instruments MSP430 Datasheet HTML 63Page - Texas Instruments MSP430 Datasheet HTML 64Page - Texas Instruments MSP430 Datasheet HTML 65Page - Texas Instruments MSP430 Datasheet HTML 66Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 88 page
background image
7.6.1.16 AIN1_THRESHOLD Register (Offset = 13h) [Reset = FF00h]
Return to the Register Map.
Table 7-27. AIN1_THRESHOLD Register Field Descriptions
Bit
Field
Type
Reset
Description
15-8
Hi
R/W
FFh
High Threshold for Channel AIN1 {[11:4],4b1111}
This value is compared (>) against AIN1 data bits[11:0].
7-0
Lo
R/W
0h
Low Threshold for Channel AIN1 {[11:4],4b0000}
This value is compared (<) against AIN1 data bits[11:0].
7.6.1.17 TEMP_THRESHOLD Register (Offset = 14h) [Reset = FF00h]
Return to the Register Map.
Table 7-28. TEMP_THRESHOLD Register Field Descriptions
Bit
Field
Type
Reset
Description
15-8
Hi
R/W
FFh
High Threshold for Channel TEMP {[11:4],4b1111}
This value is compared (>) against TEMP data bits[11:0].
7-0
Lo
R/W
0h
Low Threshold for Channel TEMP {[11:4],4b0000}
This value is compared (<) against TEMP data bits[11:0].
7.6.1.18 UBM Register (Offset = 16h) [Reset = 0000h]
Return to the Register Map.
Table 7-29. UBM Register Field Descriptions
Bit
Field
Type
Reset
Description
15-1
RESERVED
R
0h
0
REG_MODE
R/W
0h
Register Mode
Configure the rest of the Register Map to be accessed by UART
break mode (UBM) or SPI. This register can only be written by the
UART Break communication.
0h = SPI Mode (default)
1h = UART Break Mode
AFE78101, AFE88101
SLASF21 – DECEMBER 2022
www.ti.com
62
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AFE78101 AFE88101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com