поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MSP430 датащи(PDF) 61 Page - Texas Instruments

номер детали MSP430
подробное описание детали  AFEx8101 16-Bit and 14-Bit, Low-Power DACs With Voltage Reference and Diagnostic ADC for 4-mA to 20-mA Loop-Powered Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

MSP430 датащи(HTML) 61 Page - Texas Instruments

Back Button MSP430 Datasheet HTML 57Page - Texas Instruments MSP430 Datasheet HTML 58Page - Texas Instruments MSP430 Datasheet HTML 59Page - Texas Instruments MSP430 Datasheet HTML 60Page - Texas Instruments MSP430 Datasheet HTML 61Page - Texas Instruments MSP430 Datasheet HTML 62Page - Texas Instruments MSP430 Datasheet HTML 63Page - Texas Instruments MSP430 Datasheet HTML 64Page - Texas Instruments MSP430 Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 88 page
background image
7.6.1.14 WDT Register (Offset = 11h) [Reset = 0018h]
Return to the Register Map.
Table 7-25. WDT Register Field Descriptions
Bit
Field
Type
Reset
Description
15-6
RESERVED
R
0h
5-3
WDT_UP
R/W
3h
Watchdog Timer (WDT) Upper Limit
If the WDT is enabled and the timer exceeds the programmed value,
a WDT error is asserted. All times are based on 1200-Hz clock
(1.2288 MHz / 1024).
0h = 53 ms (64 clocks)
1h = 106 ms (128 clocks)
2h = 427 ms (512 clocks)
3h = 853 ms (1024 clocks, default)
4h = 1.7 s (2048 clocks)
5h = 2.56 s (3072 clocks)
6h = 3.41 s (4096 clocks)
7h = 5.12 s (6144 clocks)
2-1
WDT_LO
R/W
0h
WDT Lower Limit
If the WDT is enabled and the WDT Lower Limit is enabled, then
only a write to this register resets the WDT timer. If the write occurs
before the WDT Lower Limit time, or after the WDT Upper Limit
time, then a WDT error is asserted. If WDT Lower Limit is disabled,
then a write to any register resets the timer. This is true for both
SPI and UART Break modes. All times are based on 1200-Hz clock
(1.2288 MHz / 1024).
0h = Disabled (default)
1h = 53 ms (64 clocks)
2h = 106 ms (128 clocks)
3h = 427 ms (512 clocks)
0
WDT_EN
R/W
0h
WDT Enable
0h = Disabled (default); 1h = Enabled
7.6.1.15 AIN0_THRESHOLD Register (Offset = 12h) [Reset = FF00h]
Return to the Register Map.
Table 7-26. AIN0_THRESHOLD Register Field Descriptions
Bit
Field
Type
Reset
Description
15-8
Hi
R/W
FFh
High Threshold for Channel AIN0 {[11:4],4b1111}
This value is compared (>) against AIN0 data bits[11:0].
7-0
Lo
R/W
0h
Low Threshold for Channel AIN0 {[11:4],4b0000}
This value is compared (<) against AIN0 data bits[11:0].
www.ti.com
AFE78101, AFE88101
SLASF21 – DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
61
Product Folder Links: AFE78101 AFE88101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com