ADP1052ACPZ-R7 datasheet(93/113 Pages) AD

93 / 113 page

Data Sheet

ADP1052

Rev. B | Page 93 of 113

Bits

Bit Name/Function

R/W

Description

[1:0]

VIN_UV_FAULT flag debounce

R/W

When Bit 5 is set, sets the VIN_UV_FAULT flag debounce time.

Bit 1

Bit 0

Typical Debounce Time (ms)

2.5

100

TEMPERATURE SENSE AND PROTECTION SETTING REGISTERS

Table 142. Register 0xFE2A—RTD Gain Trim

Bits

Bit Name/Function

R/W

Description

Gain polarity

R/W

Setting this bit to 1 means that negative gain is introduced. Setting this bit to 0 means that

positive gain is introduced.

[6:0]

RTD gain trim

R/W

This value calibrates the RTD sensing gain.

Table 143. Register 0xFE2B—RTD Offset Trim (MSBs)

Bits

Bit Name/Function

R/W

Description

[7:3]

Reserved

R/W

Reserved.

RTD current source

disable

R/W

Setting this bit to 1, plus the writing value 0x00 to Register 0xFE2D, disables the RTD current source.

Trim polarity

R/W

Setting this bit to 1 means that negative offset is introduced. Setting this bit to 0 means that

positive offset is introduced.

RTD offset trim, MSB

R/W

This bit, together with Register 0xFE2C as the LSBs, sets the amount of offset trim that is applied to

the RTD ADC reading.

Table 144. Register 0xFE2C—RTD Offset Trim (LSBs)

Bits

Bit Name/Function

R/W

Description

[7:0]

RTD offset trim, LSBs

R/W

These eight bits, together with Bit 0 in Register 0xFE2B as the MSB, set the amount of offset trim

that is applied to the RTD ADC reading.

Table 145. Register 0xFE2D—RTD Current Source Settings

Bits

Bit Name/Function

R/W

Description

[7:6]

RTD current setting

R/W

These bits set the size of the current source on the RTD pin.

Bit 7

Bit 6

Current Source (µA)

[5:0]

RTD current trim

R/W

These six bits are used to trim the current source on the RTD pin. Each LSB corresponds to 160 nA,

independent of the RTD current setting selected in Bits[7:6].

Table 146. Register 0xFE2F—OT Hysteresis Settings

Bits

Bit Name/Function

R/W

Description

[7:3]

Reserved

R/W

Reserved.

OT_WARNING flag

debounce

R/W

This bit sets the OT_WARNING flag debounce time.

0 = sets the flag actions debounce time to 100 ms.

1 = sets the flag actions debounce time to 0 ms.

[1:0]

OT hysteresis

R/W

These bits set the OT hysteresis. Due to the negative temperature coefficient of the NTC thermistor or

analog temperature sensor, the OT_FAULT flag clearing voltage threshold is programmed with a

voltage greater than the OT_FAULT flag setting voltage threshold.

Bit 1

Bit 0

OT Hysteresis

OT hysteresis = 12.5 mV (4 LSBs).

OT hysteresis = 25 mV (8 LSBs).

OT hysteresis = 37.5 mV (12 LSBs).

OT hysteresis = 50 mV (16 LSBs).

ADP1052ACPZ-R7 датащи(PDF) 93 Page - Analog Devices

ADP1052ACPZ-R7 датащи(HTML) 93 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL