поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS4210 датащи(PDF) 91 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали CS4210
подробное описание детали  IEEE 1394 OHCI Controller
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS4210 датащи(HTML) 91 Page - National Semiconductor (TI)

Back Button CS4210 Datasheet HTML 87Page - National Semiconductor (TI) CS4210 Datasheet HTML 88Page - National Semiconductor (TI) CS4210 Datasheet HTML 89Page - National Semiconductor (TI) CS4210 Datasheet HTML 90Page - National Semiconductor (TI) CS4210 Datasheet HTML 91Page - National Semiconductor (TI) CS4210 Datasheet HTML 92Page - National Semiconductor (TI) CS4210 Datasheet HTML 93Page - National Semiconductor (TI) CS4210 Datasheet HTML 94Page - National Semiconductor (TI) CS4210 Datasheet HTML 95Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 102 page
background image
Revision 1.0
91
www.national.com
Register Descriptions (Continued)
4.5.1
nscControl Register
The nscControl register (Table 4-57) is used to control fea-
tures of the CS4210 that are not defined within the Open-
HCI standard registers. This register may be configured via
the serial EEPROM interface.
Table 4-57. BAR1+Offset 00h: nscControl Register
Bit
Name
Access
Reset
Description
31:22
RSVD
---
0
Reserved
21
busHoldEnab
RW
0
Bus Hold Enable: Allow bus holders for single capacitor isolation.
0 = Disable; 1 = Enable.
20
PCICapabilities
RW
0
PCI Capabilities: Allow the PCI power management structures to be visible
in the PCI configuration header. 0 = Disable; 1 = Enable.
See Table 4-6: "Index 44h Capability ID Register" on page 45, "Index 46h-
47h Power Management Capabilities Register" on page 46, and "Index 48h
Power Management and Control Status Register" on page 46.
19
testOutSel
RW
0
Test Out Pin Select: Selects function of TESTO pin (pin 7).
0 = TESTO is the output of the NAND tree.
1 = TESTO pin reflects RAM BIST status.
18
fastEpromMode
RW
0
Fast EEPROM Mode: Allow fast operation of the EEPROM interface for
test purposes. 0 = Disable; 1 = Enable.
17:16
altMode
RW
00
Alternate Mode: Modifier for aPhyEnhanceEnable and the alt bits in this
register. See Table 4-58 "altMode" on page 92 for details.
14
programPhyEnab
RW
0
Program PHY Enable: Mirror of HCControl.programPhyEnable bit
(BAR0+Offset 50h[23]).
13
aPhyEnhanEnab
RW
0
A PHY Enhancement Enable: Mirror of HCControl.aPhyEnhanceEnable
bit (BAR0+Offset 50h[22]).
12
linkSpdWp
RW
0
Link Speed Write Protect: Makes BusOptions.link_spd field (BAR0+Offset
20h[2:0]) read only. 0 = Disable; 1 = Enable.
11
disableCmDetect
RW
0
Disable Cycle Master Detector: Turn-off the no cycle master detector
logic. 0 = Disable; 1 = Enable.
When this bit is set, the link layer logic that detects the absence of a cycle
master is disabled. This detector is not a standard feature of the OpenHCI
specification, thus this bit is defined to handle any unforeseen interoperabil-
ity issues. If the noCycleMaster bit is also set, then setting this bit will have
no effect.
10
noCycleMaster
RWU
0
No Cycle Master: Force an internal “no cycle master present” condition.
0 = Disable; 1 = Enable.
Setting this bit overrides the cycle master detector logic. When this bit is
clear, the link layer must observe 255 consecutive cycle lost events before
concluding that no cycle master node is present.
9
altAckConcat
RW
0
Alternate Acknowledge Concatenation: Modify the interpretation of the
HCControl.aPhyEnhanceEnable bit (BAR0+Offset 50h[23]) with respect to
concatenation of packets onto the transmission of handshake packets. See
altMode (bits [17:16]) and Table 4-58 "altMode" on page 92 for details.
8RSVD
--
0
Reserved
7
altAckAccel
RW
0
Alternate Acknowledge Accelerate: Modify the interpretation of the
HCControl.aPhyEnhanceEnable bit (BAR0+Offset 50h[23]) with respect to
ACK accelerated arbitration. When enabled the link layer will not consider
the media “lost” when receiving a handshake packet. See altMode (bits
[17:16]) and Table 4-58 "altMode" on page 92 for details.
6
altMultiSpd
RW
0
Alternate Multispeed: Modify the interpretation of the HCControl.aPhyEn-
hanceEnable bit (BAR0+Offset 50h[23]) with respect to multispeed packet
concatenation. See altMode (bits [17:16]) and Table 4-58 "altMode" on
page 92 for details.
5
altIdleInsert
RW
0
Alternate Idle Insert: Modify the interpretation of the HCControl.aPhyEn-
hanceEnable bit (BAR0+Offset 50h[23]) with respect to the signaling per-
formed by the link when it has been granted permission to transmit. See
altMode (bits [17:16]) and Table 4-58 "altMode" on page 92 for details.
4RSVD
--
0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com