поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS4210 датащи(PDF) 44 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали CS4210
подробное описание детали  IEEE 1394 OHCI Controller
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS4210 датащи(HTML) 44 Page - National Semiconductor (TI)

Back Button CS4210 Datasheet HTML 40Page - National Semiconductor (TI) CS4210 Datasheet HTML 41Page - National Semiconductor (TI) CS4210 Datasheet HTML 42Page - National Semiconductor (TI) CS4210 Datasheet HTML 43Page - National Semiconductor (TI) CS4210 Datasheet HTML 44Page - National Semiconductor (TI) CS4210 Datasheet HTML 45Page - National Semiconductor (TI) CS4210 Datasheet HTML 46Page - National Semiconductor (TI) CS4210 Datasheet HTML 47Page - National Semiconductor (TI) CS4210 Datasheet HTML 48Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 102 page
background image
www.national.com
44
Revision 1.0
Register Descriptions (Continued)
Index 10h
Base Address Register 0 (BAR0)
This register specifies the base address of a contiguous memory space in the PCI memory space of the host. This memory space is
assigned to the configuration and operational registers defined by the OHCI specification. The registers designated as the CS4210 Con-
figuration Registers (listed in Section 4.4 "OHCI Configuration Registers" on page 48) are directly mapped into the first 2 KB of this
memory space.
32:11
Base Address 0
R/W
00h
Base Memory Address: For accessing the configuration registers defined
by the CS4210. A 2 KB address range is used.
10:4
RSVD
--
0
Reserved
3
Prefetchable
RO
0
Pre-fetchable: 0 indicates the memory is not pre-fetchable.
2:1
TP
RO
00
Target Pointer: 00 indicates the base register is 32 bits wide and can be
placed anywhere in the 32-bit memory space.
0IND
RO
0
Index: 0 indicates the CS4210 configuration registers are mapped into
memory space of the host system.
Index 14h
Base Address Register 1 (BAR1)
This register specifies the base address of a contiguous memory space in the PCI memory space of the host. This memory space is
assigned to the operational registers defined by National (listed in Section 4.5 "National (NSC) Specific Configuration Registers" on
page 89). These registers are mapped into the first 2 KB of this memory space.
32:11
Base Address 0
R/W
00h
Base Memory Address: For accessing the vendor defined registers in the
CS4210. A 2 KB address range is used.
10:4
RSVD
--
0
Reserved
3
Prefetchable
RO
0
Pre-fetchable: 0 indicates the memory is not pre-fetchable.
2:1
TP
RO
00
Target Pointer: 00 indicates the base register is 32 bits wide and can be
placed anywhere in the 32-bit memory space.
0IND
RO
0
Index: 0 indicates the CS4210 configuration registers are mapped into
memory space of the host system.
Index 18h-2Bh
Reserved
Index 2Ch
Subsystem Vendor Identification Register
15:0
Subsys Vend ID
RO
See Note
Subsystem Vendor Identification: This register identifies the vendor of
the subsystem that contains this OpenHCI function. The ID is assigned by
the PCI SIG and is loaded from the serial ROM after power-up reset. This
register can be accessed through NSC register space but cannot be written
from PCI.
Note:
The reset value must be set in the serial EEPROM to the vendor identification number assigned by the PCI SIG.
Index 2Eh
Subsystem Identification Register
15:0
Subsys ID
RO
See Note
Subsystem Identification: This register identifies the subsystem that con-
tains this OpenHCI function. The ID is assigned by the vendor and is loaded
from the serial ROM after power-up reset. This register can be accessed
through NSC register space but cannot be written from PCI
Note:
The reset value must be set in serial EEPROM to a unique number chosen by the user to represent this PCI device implemen-
tation.
Index 30h-33h
Reserved
Table 4-6. PCI Configuration Register Definitions
Bit
Name
Access
Reset
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com