VSC7440 datasheet(138/444 Pages) MICROSEMI

138 / 444 page

Functional Descriptions

VMDS-10492 VSC7440 Datasheet Revision 4.2

121

the frame. Another option is to use the current classified DSCP value as input to the key. The current

classified DSCP value is the result from either the previous VCAM_CLM lookup or the basic

classifier if this is the first lookup.

•

Selects source of VID, PCP, and DEI in the VID0, PCP0, and DEI0 key fields

(ANA_CL:PORT:ADV_CL_CFG.USE_CL_TCI0_ENA). By default, the values are taken from the

outer VLAN tag in the frame (or port’s VLAN if frame is untagged). Another option is to use the

current classified values as input to the key. The current classified values are the result from either

the previous VCAM_CLM lookup or the basic classifier if this is the first lookup.

Note that these configurations are only applicable to keys containing the relevant key fields.

VCAP CLM keys NORMAL, NORMAL_7TUPLE, and NORMAL_5TUPLE_IP4 contain the key fields

IGR_PORT_MASK_SEL and IGR_PORT_MASK. For frames received on a front port,

IGR_PORT_MASK_SEL is set to 0 and the bit corresponding to the frame’s physical ingress port number

is set in IGR_PORT_MASK. The following lists some settings for frames received on other interfaces and

how this can be configured through register CLM_MISC_CTRL:

•

Loopback frames:

By default, IGR_PORT_MASK_SEL=1 and IGR_PORT_MASK has one bit set corresponding to the

physical port which the frame was looped on. Optionally use IGR_PORT_MASK_SEL = 3.

•

Masqueraded frames:

By default, IGR_PORT_MASK_SEL=0 and IGR_PORT_MASK has one bit set corresponding to the

masquerade port. Optionally, use IGR_PORT_MASK_SEL = 2.

•

Virtual device frames:

By default, IGR_PORT_MASK_SEL = 0 and IGR_PORT_MASK has one bit set corresponding to

the original physical ingress port. Optionally, use IGR_PORT_MASK_SEL = 3.

•

CPU injected frames:

By default, IGR_PORT_MASK_SEL=0 and IGR_PORT_MASK has none bits set. Optionally use

IGR_PORT_MASK_SEL=3.

For more information about the contents of IGR_PORT_MASK_SEL and IGR_PORT_MASK, see VCAP

CLM Keys and Actions, page 71.

3.16.2.5 VCAP CLM Range Checkers

The following table lists the registers associated with configuring VCAP CLM range checkers.

Eight global VCAP CLM range checkers are supported by the NORMAL, NORMAL_7TUPLE,

NORMAL_5TUPLE_IP4, and PURE_5TUPLE_IP4 keys. All frames using these keys are compared

against the range checkers and a 1-bit range “match/no match” flag is returned for each range checker.

The combined eight match/no match flags are used in the L4_RNG key field. So, it is possible to include

for example ranges of DSCP values and/or ranges of TCP source port numbers in the VCAP rules.

Note: VCAP IS2 also supports range checkers, however, they are independent of the VCAP CLM range

checkers.

The range key is generated for each frame based on extracted frame data and the configuration in

ANA_CL::ADV_RNG_CTRL. Each of the eight range checkers can be configured to one of the following

range types:

•

TCP/UDP destination port range

Input to the range is the frame’s TCP/UDP destination port number.

Range is only applicable to TCP/UDP frames.

•

TCP/UDP source port range

Input to the range is the frame’s TCP/UDP source port number.

Range is only applicable to TCP/UDP frames.

Table 76 •

VCAP CLM Range Checker Configuration Registers Overview

Description

Replication

ANA_CL::ADV_RNG_CTRL

Configures range checker types

Per range checker

ANA_CL::ADV_RNG_VALUE_CFG

Configures range start and end points

Per range checker

VSC7440 датащи(PDF) 138 Page - Microsemi Corporation

VSC7440 датащи(HTML) 138 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL