поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VSC7440 датащи(PDF) 83 Page - Microsemi Corporation

номер детали VSC7440
подробное описание детали  L2/L3 Enterprise Gigabit Ethernet Switch with 10 Gbps Links
PDF  444 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC7440 датащи(HTML) 83 Page - Microsemi Corporation

Back Button VSC7440 Datasheet HTML 79Page - Microsemi Corporation VSC7440 Datasheet HTML 80Page - Microsemi Corporation VSC7440 Datasheet HTML 81Page - Microsemi Corporation VSC7440 Datasheet HTML 82Page - Microsemi Corporation VSC7440 Datasheet HTML 83Page - Microsemi Corporation VSC7440 Datasheet HTML 84Page - Microsemi Corporation VSC7440 Datasheet HTML 85Page - Microsemi Corporation VSC7440 Datasheet HTML 86Page - Microsemi Corporation VSC7440 Datasheet HTML 87Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 444 page
background image
Functional Descriptions
VMDS-10492 VSC7440 Datasheet Revision 4.2
66
Software must write the highest address offset first and work down to the lowest address offset.
3.12.4.1.1 Writing Address Offset 3 of X4 Rule
Software is not allowed to modify the cache while VCAP operation is ongoing. Always check if
VCAP_UPDATE_CTRL.UPDATE_SHOT is cleared before starting to modify the cache. If a previous
operation is still ongoing, wait for the UPDATE_SHOT to clear.
When a new rule is started, first clear cache’s entry, action, and counter by setting
VCAP_UPDATE_CTRL.CLEAR_CACHE = 1.
The TRI_VID entry is an X2 entry and not part of address offset 3. The entry at this address must be set
to Match-off. This has already been achieved by clearing of the cache.
The FULL action is not so wide that it needs a third VCAP_ACTION_DAT replication so this must be set
to zero. This has already been achieved by clearing of the cache.
Write action to cache: VCAP_ACTION_DAT[1][31:0] = zero-extend(action[249:235]),
VCAP_ACTION_DAT[0][31:1] = action[234:204], and VCAP_ACTION_DAT[0][0] = 0, because type-
group field for the X4 CLM action at address offset 3 is 0b0.
Write cache to VCAP memory by setting VCAP_UPDATE_CTRL = (4|(1415<<3)).
3.12.4.1.2 Writing Address Offset 2 of X4 Rule
Wait for VCAP_UPDATE_CTRL.UPDATE_SHOT to clear.
The TRI_VID entry is an X2 entry and is not part of address offset 2, the entry at this address must be set
to Match-off. This has already been achieved by clearing of the cache during write of address offset 3.
Write action to cache: VCAP_ACTION_DAT[2][31:0] = zero-extend(action[203:198]),
VCAP_ACTION_DAT[1][31:0] = action[197:166], VCAP_ACTION_DAT[0][31:2] = action[165:136], and
VCAP_ACTION_DAT[0][1:0] = 0, because type-group field for the X4 CLM action at address offset 2 is
0b00.
Write cache to VCAP memory by setting VCAP_UPDATE_CTRL = (4|(1414<<3)).
3.12.4.1.3 Writing Address Offset 1 of X4 Rule
Wait for VCAP_UPDATE_CTRL.UPDATE_SHOT to clear.
Write entry data to cache: VCAP_ENTRY_DAT[1][31:0] = zero-extend(entry data[68:65]),
VCAP_ENTRY_DAT[0][31:1] = entry data[64:34], and VCAP_ENTRY_DAT[0][0] = 0, because type-
group field for the X2 CLM entry at address offset 1 is 0b0.
Write entry mask to cache: VCAP_MASK_DAT[1][31:0] = zero-extend(entry mask[68:65]),
VCAP_MASK_DAT[0][31:1] = entry mask[64:34], and VCAP_MASK_DAT[0][0] = 0, because type-group
field must not be don’t-cared.
Write action to cache: VCAP_ACTION_DAT[2][31:0] = zero-extend(action[135:130]),
VCAP_ACTION_DAT[1][31:0] = action[129:98], VCAP_ACTION_DAT[0][31:1] = action[97:67], and
VCAP_ACTION_DAT[0][0] = 0, because type-group field for the X4 CLM action at address offset 1 is
0b0.
Write cache to VCAP memory by setting VCAP_UPDATE_CTRL = (4|(1413<<3)).
3.12.4.1.4 Writing Address Offset 0 of X4 Rule
Wait for VCAP_UPDATE_CTRL.UPDATE_SHOT to clear.
Write entry data to cache: VCAP_ENTRY_DAT[1][31:0] = zero-extend(entry data[33:30]),
VCAP_ENTRY_DAT[0][31:2] = entry data[29:0], and VCAP_ENTRY_DAT[0][1:0] = 2, because type-
group field for the X2 CLM entry at address offset 0 is 0b10.
Write entry mask to cache: VCAP_MASK_DAT[1][31:0] = zero-extend(entry mask[33:30]),
VCAP_MASK_DAT[0][31:2] = entry mask[29:0], and VCAP_MASK_DAT[0][1:0] = 0, because type-group
field must not be don’t-cared.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com