 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
VSC7440 датащи(PDF) 42 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC7440 датащи(HTML) 42 Page - Microsemi Corporation |
|
|
42 / 444 page  Functional Descriptions VMDS-10492 VSC7440 Datasheet Revision 4.2 25 Ports 0 and 1 are dual-media ports and support either a SerDes interface or a copper transceiver. Ports 11 through 14 are internal ports defined as follows: • Port 11 and port 12: CPU port 0 and 1 (CPU0, CPU1) are used for injection and extraction of frames. • Port 13: Virtual device 0 (VD0) is used for multicast routing. • Port 14: Virtual device 1 (VD1) is used for AFI frame injections. The internal ports do not have associated port modules and interface macros. The following table shows the fixed mapping from interface macros to the device I/O pins. 3.4.1 Supported SerDes Interfaces The device supports a range of SerDes interfaces. The following table lists the SerDes interfaces supported by the SerDes ports, including standards, data rates, connectors, medium, and coding for each interface. 10 DEV10G_1 10 Gbps SERDES10G_3 11 (CPU0) No port module No macro No macro 12 (CPU1) No port module No macro No macro 13 (VD0) No port module No macro No macro 14 (VD1) No port module No macro No macro Table 5 • Interface Macro to I/O Pin Mapping SERDES Macros I/O Pin Names CUPHY_0 to CUPHY_1 P0_D[3:0]N, P0_D[3:0]P through P1_D[3:0]N, P1_D[3:0]P SERDES1G_0 to SERDES1G_4 S0_RXN, S0_RXP, S0_TXN, S0_TXP through S4_RXN, S4_RXP, S4_TXN, S4_TXP SERDES6G_0 to SERDES6G_1 S5_RXN, S5_RXP, S5_TXN, S5_TXP through S6_RXN, S6_RXP, S6_TXN, S6_TXP SERDES10G_0 to SERDES10G_3 S7_RXN, S7_RXP, S7_TXN, S7_TXP through S10_RXN, S10_RXP, S10_TXN, S10_TXP Table 6 • Supported SerDes Interfaces Port Interface Specification Port Speed Data Rate Connector Medium Coding 100BASE-FX IEEE 802.3, Clause 24 100M 125 Mbps SFP PCB 4B5B x x x SGMII Cisco 1G 1.25 Gbps PCB 8B10B x x x SFP SFP-MSA 1G 1.25 Gbps SFP PCB 8B10B x x x 1000BASE-KX IEEE802.3, Clause 70 1G 1.25 Gbps PCB, backplane 8B10B x x x 2.5G Proprietary (aligned to SFP) 2.5G 3.125 Gbps PCB 8B10B x x Table 4 • Default Port Numbering and Port Mappings (continued) Port Number Port Module Maximum Port Speed Interface Macro |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
