| поискавой системы для электроныых деталей |
|
XIO2001IPNP датащи(PDF) 112 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP датащи(HTML) 112 Page - Texas Instruments |
|
112 / 145 page ![]() 8.6.13 Cache Timer Transfer Limit Register This register is used to set the number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded. This register is an alias for the pre-fetch agent request limits register in the classic PCI configuration space (offset EAh, see Section 8.4.77). See Table 8-83 for a complete description of the register contents. Device control memory window register offset: 52h Register type: Read/Clear Default value: 0008h BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 Table 8-83. Cache Timer Transfer Limit Register Description BIT FIELD NAME ACCESS DESCRIPTION 15:8 RSVD R Reserved. Returns 00h when read. 7:0(1) CACHE_TMR_XFR _LIMIT RW Number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded. (1) These bits are reset by a PCI Express reset ( PERST), a GRST, or the internally-generated power-on reset. 8.6.14 Cache Timer Lower Limit Register Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered. See Table 8-84 for a complete description of the register contents. Device control memory window register offset: 54h Register type: Read/Clear Default value: 007Fh BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 Table 8-84. Cache Timer Lower Limit Register Description BIT FIELD NAME ACCESS DESCRIPTION 15:12 RSVD R Reserved. Returns 0h when read. 11:0(1) CACHE_TIMER _LOWER_LIMIT RW Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered. (1) These bits are reset by a PCI Express reset ( PERST), a GRST, or the internally-generated power-on reset. XIO2001 SCPS212J – MAY 2009 – REVISED JANUARY 2021 www.ti.com 112 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: XIO2001 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |