поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XIO2001IPNP датащи(PDF) 62 Page - Texas Instruments

номер детали XIO2001IPNP
подробное описание детали  XIO2001 PCI Express to PCI Bus Translation Bridge
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

XIO2001IPNP датащи(HTML) 62 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 58Page - Texas Instruments XIO2001IPNP Datasheet HTML 59Page - Texas Instruments XIO2001IPNP Datasheet HTML 60Page - Texas Instruments XIO2001IPNP Datasheet HTML 61Page - Texas Instruments XIO2001IPNP Datasheet HTML 62Page - Texas Instruments XIO2001IPNP Datasheet HTML 63Page - Texas Instruments XIO2001IPNP Datasheet HTML 64Page - Texas Instruments XIO2001IPNP Datasheet HTML 65Page - Texas Instruments XIO2001IPNP Datasheet HTML 66Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 145 page
background image
8.4.39 Power Management Bridge Support Extension Register
This read-only register indicates to host software what the state of the secondary bus will be when the bridge is
placed in D3. See Table 8-30 for a complete description of the register contents.
PCI register offset:
4Eh
Register type:
Read-only
Default value:
40h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
0
0
0
0
0
Table 8-30. PM Bridge Support Extension Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
7
BPCC
R
Bus power/clock control enable. This bit indicates to the host software if the bus secondary
clocks are stopped when the bridge is placed in D3. The state of the BPCC bit is controlled
by bit 11 (BPCC_E) in the general control register (offset D4h, see Section 8.4.66).
0 =
1 =
The secondary bus clocks are not stopped in D3
The secondary bus clocks are stopped in D3
6
BSTATE
R
B2/B3 support. This bit is read-only 1b indicating that the bus state in D3 is B2.
5:0
RSVD
R
Reserved. Returns 00 0000b when read.
8.4.40 Power Management Data Register
The read-only register is not applicable to the bridge and returns 00h when read.
PCI register offset:
4Fh
Register type:
Read-only
Default value:
00h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
8.4.41 MSI Capability ID Register
This read-only register identifies the linked list item as the register for message signaled interrupts capabilities.
The register returns 05h when read.
PCI register offset:
50h
Register type:
Read-only
Default value:
05h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
1
0
1
XIO2001
SCPS212J – MAY 2009 – REVISED JANUARY 2021
www.ti.com
62
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: XIO2001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com