поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST20-GP6 датащи(PDF) 31 Page - STMicroelectronics

номер детали ST20-GP6
подробное описание детали  GPS PROCESSOR
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST20-GP6 датащи(HTML) 31 Page - STMicroelectronics

Back Button ST20-GP6 Datasheet HTML 27Page - STMicroelectronics ST20-GP6 Datasheet HTML 28Page - STMicroelectronics ST20-GP6 Datasheet HTML 29Page - STMicroelectronics ST20-GP6 Datasheet HTML 30Page - STMicroelectronics ST20-GP6 Datasheet HTML 31Page - STMicroelectronics ST20-GP6 Datasheet HTML 32Page - STMicroelectronics ST20-GP6 Datasheet HTML 33Page - STMicroelectronics ST20-GP6 Datasheet HTML 34Page - STMicroelectronics ST20-GP6 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 123 page
background image
ST20-GP6
31/123
Interrupts on the ST20-GP6 are implemented via an on-chip interrupt controller peripheral. An
interrupt can be signalled to the controller by one of the following:
a signal on an external
Interrupt pin
a signal from an internal peripheral or subsystem
software asserting an interrupt in the
Pending register
5.1
Interrupt vector table
The interrupt controller contains a table of pointers to interrupt handlers. Each interrupt handler is
represented by its workspace pointer (
Wptr). The table contains a workspace pointer for each level
of interrupt.
The
Wptr gives access to the code, data and interrupt save space of the interrupt handler. The
position of the
Wptr in the interrupt table implies the priority of the interrupt.
Run-time library support is provided for setting and programming the vector table.
5.2
Interrupt handlers
At any interruptible point in its execution the CPU can receive an interrupt request from the inter-
rupt controller. The CPU immediately acknowledges the request.
In response to receiving an interrupt the CPU performs a procedure call to the process in the vec-
tor table. The state of the interrupted process is stored in the workspace of the interrupt handler as
shown in Figure 5.2. Each interrupt level has its own workspace.
Figure 5.2 State of interrupted process
Before interrupt
Wptr
Areg
Breg
Creg
Interrupting high priority
Wptr
Wptr
Iptr
Status
Wptr
Null Status
process
Interrupting low priority
process or CPU idle
Handler
Iptr
Handler
Status
Handler
Iptr
Handler
Status
Handler
Iptr
Handler
Status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com