поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST20-GP6 датащи(PDF) 19 Page - STMicroelectronics

номер детали ST20-GP6
подробное описание детали  GPS PROCESSOR
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST20-GP6 датащи(HTML) 19 Page - STMicroelectronics

Back Button ST20-GP6 Datasheet HTML 15Page - STMicroelectronics ST20-GP6 Datasheet HTML 16Page - STMicroelectronics ST20-GP6 Datasheet HTML 17Page - STMicroelectronics ST20-GP6 Datasheet HTML 18Page - STMicroelectronics ST20-GP6 Datasheet HTML 19Page - STMicroelectronics ST20-GP6 Datasheet HTML 20Page - STMicroelectronics ST20-GP6 Datasheet HTML 21Page - STMicroelectronics ST20-GP6 Datasheet HTML 22Page - STMicroelectronics ST20-GP6 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 123 page
background image
ST20-GP6
19/123
4
Central processing unit
The Central Processing Unit (CPU) is the ST20 32-bit processor core. It contains instruction pro-
cessing logic, instruction and data pointers, and an operand register. It can directly access the high
speed on-chip memory, which can store data or programs. Where larger amounts of memory are
required, the processor can access memory via the External Memory Interface (EMI).
The processor provides high performance:
Fast integer multiply - 4 cycle multiply
Fast bit shift - single cycle barrel shifter
Byte and part-word handling
Scheduling and interrupt support
64-bit integer arithmetic support.
The scheduler provides a single level of pre-emption. In addition, multi-level pre-emption is pro-
vided by the interrupt subsystem, see Chapter 5 for details. Additionally, there is a per-priority trap
handler to improve the support for arithmetic errors and illegal instructions, refer to section 4.6.
4.1
Registers
The CPU contains six registers which are used in the execution of a sequential integer process.
The six registers are:
The workspace pointer (
Wptr) which points to an area of store where local data is kept.
The instruction pointer (
Iptr) which points to the next instruction to be executed.
The status register (
Status).
The
Areg, Breg and Creg registers which form an evaluation stack.
The
Areg, Breg and Creg registers are the sources and destinations for most arithmetic and logi-
cal operations. Loading a value into the stack pushes
Breg into Creg, and Areg into Breg, before
loading
Areg. Storing a value from Areg, pops Breg into Areg and Creg into Breg. Creg is left
undefined.
Figure 4.1 Registers used in sequential integer processes
Areg
Breg
Creg
Wptr
Iptr
Local data
Program
Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com