DP83916 datasheet(86/96 Pages) NSC

86 / 96 page

70 AC and DC Specifications (Continued)

(Note 1)

TLF11722 – 73

Number

Parameter

20 MHz

Units

Min

Max

T56

CS Asynch Setup to BSCK (Note 4)

T60

MREQ or CS to SMACK Low (Notes 3 5 8)

bcyc

T62

SAS Assertion before CS (Note 6)

T62a

SAS Deassertion after CS (Notes 3 6)

bcyc

T63

T64

T65

SAS Pulse Width (Note 3)

bcyc b 10

T68

SWR (Read) Hold from SAS

8ns

T72

SMACK to RDYo Low (Notes 3 8)

bcyc

T73

SWR (Read) Setup to SAS

0ns

T75

BSCK to RDYo Low

T76

SAS or CS to RDYo High (Note 2)

T79

SAS or CS to SMACK High (Note 2)

T81

BSCK to SMACK Low

T82

BSCK to Register Data Valid

T85

SAS or CS to Data TRI-STATE (Notes 2 7)

T85a

Min CS Deassert Time (Note 3)

bcyc

Note 1

This figure shows a slave access to the SONIC-16 when the SONIC-16 is idle or rather not in master mode If the SONIC-16 is a bus master there will be

some differences as noted in the Memory ArbitrationSlave Access diagram The BSCK states (T1 T2 etc) are the equivalent processor states during a slave

access

Note 2

If CS is deasserted before the falling edge of SAS T76 T79 and T85 are referenced from the rising edge of CS

Note 3

bcyc e bus clock cycle time (T3)

Note 4

It is not necessary to meet the setup time for CS since this signal is asynchronously sampled Meeting the setup time for this signal however makes it

possible to use T60 to determine exactly when SMACK will be asserted

Note 5

The smaller value for T60 refers to when the SONIC-16 is accessed during an Idle condition and the other value refers to when the SONIC-16 is accessed

during non-idle conditions These values are not tested but are guaranteed by design This specification assumes that CS is asserted

bus clock before the

falling edge that CS is asynchronously clocked in on (see T56) If T56 is met for CS then SMACK will be asserted exactly 1 bus clock when the SONIC-16 was idle

or 5 bus clocks when the SONIC-16 was in master mode after the edge that T56 refers to (This is assuming that there were no wait states in the current master

mode access Wait states will increase the time for SMACK to go low by the number of wait states in the cycle)

Note 6

SAS may be asserted low anytime before or simultaneous to the falling edge of CS It is suggested that SAS be driven high no later than CS If necessary

however SAS may be driven up to 1 BSCK after CS

Note 7

This timing value includes an RC delay inherent in the test measurement These signals typically TRI-STATE 7 ns eariler enabling other devices to drive

these lines without contention

Note 8

These values are not tested but are guaranteed by design They are provided as a design guideline only

DP83916 датащи(PDF) 86 Page - National Semiconductor (TI)

DP83916 датащи(HTML) 86 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL