поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83916 датащи(PDF) 77 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP83916
подробное описание детали  SONICTM-16 Systems-Oriented Network Interface Controller
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83916 датащи(HTML) 77 Page - National Semiconductor (TI)

Back Button DP83916 Datasheet HTML 73Page - National Semiconductor (TI) DP83916 Datasheet HTML 74Page - National Semiconductor (TI) DP83916 Datasheet HTML 75Page - National Semiconductor (TI) DP83916 Datasheet HTML 76Page - National Semiconductor (TI) DP83916 Datasheet HTML 77Page - National Semiconductor (TI) DP83916 Datasheet HTML 78Page - National Semiconductor (TI) DP83916 Datasheet HTML 79Page - National Semiconductor (TI) DP83916 Datasheet HTML 80Page - National Semiconductor (TI) DP83916 Datasheet HTML 81Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 96 page
background image
70 AC and DC Specifications (Continued)
MEMORY READ BMODE e 0 ASYNCHRONOUS MODE
TLF11722 – 64
Number
Parameter
20 MHz
Units
Min
Max
T9
BSCK to Address Valid
34
ns
T10
Address Hold Time from BSCK
5
ns
T11b
BSCK to ADS DS ECS Low
30
ns
T12b
BSCK to ADS DS ECS High
32
ns
T13
BSCK to DS High
36
ns
T15
ADS High Width (Note 2)
bcyc b 5ns
T16
Read Data Strobe High Width (Note 2)
bcyc b 12
ns
T17
Read Data Strobe Low Width (Note 2)
bcyc b 5ns
T23
Read Data Setup Time to BSCK
12
ns
T24
Read Data Hold Time from BSCK
7
ns
T28
BSCK to MWR (Read) Valid (Note 1)
30
ns
T32a
Ready Asynch Setup Time to BSCK (Note 3)
8
ns
T33a
Ready Asynch Hold Time to BSCK
5
ns
Note 1
For successive read operations MWR remains low and for successive write operations MWR remains high During RBA and TBA transfers the MWR
signal will stay either high or low for the entire burst of the transfer During RDA and TDA transfers the MWR signal will switch on the rising edge of a Ti (idle) state
that is inserted between the read and the write operation
Note 2
bcyc e bus clock cycle time (T3)
Note 3
This setup time assures that the SONIC-16 terminates the memory cycle on the next bus clock (BSCK) RDYi does not need to be synchronized to the bus
clock though since it is an asynchronous input in this case RDYi is sampled during the falling edge of BSCK If the SONIC-16 samples RDYi low during the T1
cycle the SONIC-16 will finish the current access in a total of two bus clocks instead of three which would be the case if RDYi had been sampled low during
T2(wait) (This is assuming that programmable wait states are set to 0)
77



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com