поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83916 датащи(PDF) 79 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP83916
подробное описание детали  SONICTM-16 Systems-Oriented Network Interface Controller
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83916 датащи(HTML) 79 Page - National Semiconductor (TI)

Back Button DP83916 Datasheet HTML 75Page - National Semiconductor (TI) DP83916 Datasheet HTML 76Page - National Semiconductor (TI) DP83916 Datasheet HTML 77Page - National Semiconductor (TI) DP83916 Datasheet HTML 78Page - National Semiconductor (TI) DP83916 Datasheet HTML 79Page - National Semiconductor (TI) DP83916 Datasheet HTML 80Page - National Semiconductor (TI) DP83916 Datasheet HTML 81Page - National Semiconductor (TI) DP83916 Datasheet HTML 82Page - National Semiconductor (TI) DP83916 Datasheet HTML 83Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 96 page
background image
70 AC and DC Specifications (Continued)
MEMORY READ BMODE e 1 SYNCHRONOUS MODE (one wait-state shown)
TLF11722 – 66
Number
Parameter
20 MHz
Units
Min
Max
T9
BSCK to Address Valid
34
ns
T10
Address Hold Time from BSCK
5
ns
T11a
BSCK to AS DS ECS Low
26
ns
T12a
BSCK to AS ECS High
34
ns
T13a
BSCK to DS High
36
ns
T14
AS Strobe Low Width (Note 3)
bcyc b 7ns
T15a
AS Strobe High Width (Note 3)
bcyc b 15
ns
T16
Read Data Strobe High Width (Note 3)
bcyc b 12
ns
T17
Read Data Strobe Low Width (Note 3)
bcyc b 5ns
T22
Address Valid to AS (Note 3)
bch b 18
ns
T23a
Read Data Setup Time to BSCK
5
ns
T24a
Read Data Hold Time from BSCK
5
ns
T28
BSCK to MRW (Read) Valid (Note 1)
30
ns
T30
DSACK01 Setup to BSCK (Note 2)
8
ns
T31
DSACK01 Hold from BSCK
12
ns
Note 1
For successive read operations MWR remains low and for successive write operations MWR remains high During RBA and TBA transfers the MWR
signal will stay either high or low for the entire burst of the transfer During RDA and TDA transfers the MWR signal will switch on the rising edge of a Ti (idle) state
that is inserted between the read and the write operation
Note 2
DSACK01 must be synchronized to the bus clock (BSCK) during synchronous mode
Note 3
bcyc e bus clock cycle time (T3) bch e bus clock high time (T2)
79



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com