поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

DP83916 датащи(PDF) 84 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP83916
подробное описание детали  SONICTM-16 Systems-Oriented Network Interface Controller
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83916 датащи(HTML) 84 Page - National Semiconductor (TI)

Back Button DP83916 Datasheet HTML 80Page - National Semiconductor (TI) DP83916 Datasheet HTML 81Page - National Semiconductor (TI) DP83916 Datasheet HTML 82Page - National Semiconductor (TI) DP83916 Datasheet HTML 83Page - National Semiconductor (TI) DP83916 Datasheet HTML 84Page - National Semiconductor (TI) DP83916 Datasheet HTML 85Page - National Semiconductor (TI) DP83916 Datasheet HTML 86Page - National Semiconductor (TI) DP83916 Datasheet HTML 87Page - National Semiconductor (TI) DP83916 Datasheet HTML 88Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 96 page
background image
70 AC and DC Specifications (Continued)
BUS RETRY
TLF11722 – 71
Number
Parameter
20 MHz
Units
Min
Max
T41
Bus Retry Synchronous Setup Time to BSCK
5ns
(Note 3)
T41a
Bus Retry Asynchronous
5ns
Setup Time to BSCK (Note 3)
T42
Bus Retry Hold Time from BSCK (Note 2)
7
ns
T43
BSCK to HOLD High (Note 1)
25
ns
T44
BSCK to HOLD Low (Note 1)
22
ns
T47
BSCK to BR Low
25
ns
T50
BSCK to BGACK High (Note 4)
30
ns
Note 1
Depending upon the mode the SONIC-16 will assert and deassert HOLD from the rising or falling edge of BSCK
Note 2
Unless Latched Bus Retry mode is set (LBR in the Data Configuration Register Section 432) BRT must remain asserted until after the Th state If
Latched Bus Retry mode is used BRT does not need to satisfy T42
Note 3
T41 is for synchronous bus retry and T41a is for asynchronous bus retry (see Section 432 bit 15 Extended Bus Mode) Since T41a is an asynchronous
setup time it is not necessary to meet it but doing so will guarantee that the bus exception occurs in the current memory transfer not the next
Note 4
BGACK is driven high for approximately
BSCK before going TRI-STATE
84



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com