PI7C8150BMA-33 datasheet(86/107 Pages) PERICOM

86 / 107 page

PI7C8150B

ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE

Page 86 of 107

April 2015 – Revision 2.1

Bit

Function

Type

Description

31:20

Upstream

Memory Limit

Address

R/W

Controls upstream memory limit address.

Reset to 000FFFFFh

14.1.36

UPSTREAM (S TO P) MEMORY BASE UPPER 32-BITS

Bit

Function

Type

Description

31:0

Upstream

Memory Base

Address

R/W

Defines bits [63:32] of the upstream memory base

Reset to 0

14.1.37

UPSTREAM (S TO P) MEMORY LIMIT UPPER 32-BITS

Bit

Function

Type

Description

31:0

Upstream

Memory Limit

Address

R/W

Defines bits [63:32] of the upstream memory limit

Reset to 0

14.1.38

P_SERR_L EVENT DISABLE REGISTER – OFFSET 64h

Bit

Function

Type

Description

Reserved

R/O

Reserved. Returns 0 when read.

Posted Write

Parity Error

R/W

Controls PI7C8150B’s ability to assert P_SERR_L when it is unable

to transfer any read data from the target after 2

24 attempts.

0: P_SERR_L is asserted if this event occurs and the SERR_L enable

bit in the command register is set.

1: P_SERR_L is not assert if this event occurs.

Reset to 0

Posted Write

Non-Delivery

R/W

Controls PI7C8150B’s ability to assert P_SERR_L when it is unable

to transfer delayed write data after 2

24 attempts.

0: P_SERR_L is asserted if this event occurs and the SERR_L enable

bit in the command register is set

1: P_SERR_L is not asserted if this event occurs

Reset to 0

Target Abort

During Posted

Write

R/W

Controls PI7C8150B’s ability to assert P_SERR_L when it receives a

target abort when attempting to deliver posted write data.

0: P_SERR_L is asserted if this event occurs and the SERR_L enable

bit in the command register is set

1: P_SERR_L is not asserted if this event occurs

Reset to 0

Master Abort On

Posted Write

R/W

Controls PI7C8150B’s ability to assert P_SERR_L when it receives a

master abort when attempting to deliver posted write data.

0: P_SERR# is asserted if this event occurs and the SERR# enable bit

in the command register is set

1: P_SERR# is not asserted if this event occurs

Reset to 0

15-0048

PI7C8150BMA-33 датащи(PDF) 86 Page - Pericom Semiconductor Corporation

PI7C8150BMA-33 датащи(HTML) 86 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL