PI7C8150BMA-33 datasheet(8/107 Pages) PERICOM

8 / 107 page

PI7C8150B

ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE

Page 8 of 107

April 2015 – Revision 2.1

14.1.48

SLOT NUMBER REGISTER – OFFSET B0h ...............................................................91

14.1.49

CHASSIS NUMBER REGISTER – OFFSET B0h ........................................................91

14.1.50

CAPABILITY ID REGISTER – OFFSET DCh..............................................................92

14.1.51

NEXT ITEM POINTER REGISTER – OFFSET DCh ..................................................92

14.1.52

POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET DCh ..................92

14.1.53

POWER MANAGEMENT DATA REGISTER – OFFSET E0h ....................................92

14.1.54

CAPABILITY ID REGISTER – OFFSET E4h ..............................................................93

14.1.55

NEXT POINTER REGISTER – OFFSET E4h ..............................................................93

BRIDGE BEHAVIOR.....................................................................................................................94

15.1

BRIDGE ACTIONS FOR VARIOUS CYCLE TYPES.................................................................94

15.2

ABNORMAL TERMINATION (INITIATED BY BRIDGE MASTER)......................................94

15.2.1

MASTER ABORT.................................................................................................................94

15.2.2

PARITY AND ERROR REPORTING .................................................................................94

15.2.3

REPORTING PARITY ERRORS ........................................................................................95

15.2.4

SECONDARY IDSEL MAPPING .......................................................................................95

IEEE 1149.1 COMPATIBLE JTAG CONTROLLER.................................................................95

16.1

BOUNDARY SCAN ARCHITECTURE ......................................................................................95

16.1.1

TAP PINS .............................................................................................................................96

16.1.2

INSTRUCTION REGISTER ...............................................................................................96

16.2

BOUNDARY SCAN INSTRUCTION SET ..................................................................................97

16.3

TAP TEST DATA REGISTERS ...................................................................................................98

16.4

BYPASS REGISTER ....................................................................................................................98

16.5

BOUNDARY-SCAN REGISTER.................................................................................................98

16.6

TAP CONTROLLER ....................................................................................................................98

ELECTRICAL AND TIMING SPECIFICATIONS ..................................................................101

17.1

MAXIMUM RATINGS ..............................................................................................................101

17.2

DC SPECIFICATIONS ...............................................................................................................102

17.3

AC SPECIFICATIONS ...............................................................................................................103

17.4

66MHZ TIMING .........................................................................................................................103

17.5

33MHZ TIMING .........................................................................................................................103

17.6

POWER CONSUMPTION..........................................................................................................104

PACKAGE INFORMATION.......................................................................................................105

18.1

208-PIN FQFP PACKAGE DIAGRAM......................................................................................105

18.2

256-BALL PBGA PACKAGE DIAGRAM.................................................................................106

18.3

PART NUMBER ORDERING INFORMATION .......................................................................106

15-0048

PI7C8150BMA-33 датащи(PDF) 8 Page - Pericom Semiconductor Corporation

PI7C8150BMA-33 датащи(HTML) 8 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL