PI7C8150BMA-33 datasheet(80/107 Pages) PERICOM

80 / 107 page

PI7C8150B

ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE

Page 80 of 107

April 2015 – Revision 2.1

14.1.19

PEFETCHABLE MEMORY BASE REGISTER – OFFSET 24h

Bit

Function

Type

Description

3:0

64-bit addressing

R/O

Indicates 64-bit addressing

0000: 32-bit addressing

0001: 64-bit addressing

Reset to 1

15:4

Prefetchable

Memory Base

Address [31:20]

R/W

Defines the bottom address of an address range for the bridge to

determine when to forward memory read and write transactions from

one interface to the other. The upper 12 bits correspond to address

bits [31:20] and are writable. The lower 20 bits are assumed to be 0.

14.1.20

PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h

Bit

Function

Type

Description

19:16

64-bit addressing

R/O

Indicates 64-bit addressing

0000: 32-bit addressing

0001: 64-bit addressing

Reset to 1

31:20

Prefetchable

Memory Limit

Address [31:20]

R/W

Defines the top address of an address range for the bridge to

determine when to forward memory read and write transactions from

one interface to the other. The upper 12 bits correspond to address

bits [31:20] and are writable. The lower 20 bits are assumed to be

FFFFFh.

14.1.21

PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS

Bit

Function

Type

Description

31:0

Prefetchable

Memory Base

Address, Upper

32-bits [63:32]

R/W

Defines the upper 32-bits of a 64-bit bottom address of an address

range for the bridge to determine when to forward memory read and

write transactions from one interface to the other.

Reset to 0

14.1.22

PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS

Bit

Function

Type

Description

31:0

Prefetchable

Memory Limit

Address, Upper

32-bits [63:32]

R/W

Defines the upper 32-bits of a 64-bit top address of an address range

for the bridge to determine when to forward memory read and write

transactions from one interface to the other.

Reset to 0

14.1.23

I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h

Bit

Function

Type

Description

15:0

I/O Base

Address, Upper

16-bits [31:16]

R/W

Defines the upper 16-bits of a 32-bit bottom address of an address

range for the bridge to determine when to forward I/O transactions

from one interface to the other.

Reset to 0

15-0048

PI7C8150BMA-33 датащи(PDF) 80 Page - Pericom Semiconductor Corporation

PI7C8150BMA-33 датащи(HTML) 80 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL