| поискавой системы для электроныых деталей |
|
TMPR4955AF датащи(PDF) 132 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4955AF датащи(HTML) 132 Page - Toshiba Semiconductor |
|
132 / 168 page ![]() Chapter 6 TX4955A System Interface 6-60 6.3.19 Physical Addresses Physical addresses are driven on all 32 bits (bits 31 through 0) of the SysAD bus during address cycles. Addresses associated with single read and write requests are aligned for the size of the data element; specifically, for single word requests, the low order two bits of the address are zero, for halfword requests, the low order bit of the address is zero. For byte and tribyte requests, the address provided is a byte address. External agents returning read response data must support subblock ordering. Addresses associated with block read requests are aligned to the word of the desired data. The order in which data is returned in response to a processor block read request is: • the word containing the addressed data word is returned first • the remaining word(s) in the block are returned next, sequentially Block writes are always block aligned 6.3.20 Mode Register of System Interface (G2SConfig) The Mode Register of System Interface (G2SCofig) is a read/write register. This register extend from TX4300. This register is only WORD-Access. Table 6.3.9 G2SConfig Address Field Desctiption 0xF_FF10_0000 G2SConfig Mode Register of System Interface 31 20 19 4 3 2 1 0 Reserved=0 TOutVal TOut Enable Reserved=0 BURST8 WBRATE Figure 6.3.32 G2SConfig Register Format Table 6.3.10 G2SConfig Register Formats (MODE43* = 0) Bit Field Description ColdReset read/write 31 ~20 Reserved Undefined read 19 ~4 TOutVal Set Data of Read Time Out Counter 0xFFFF read/write 3 TOutEnable Enable bit of Read Time Out Counter 0: Disable 1: Enable 0 read/write 2 Reserved Undefined 1 BURST8 Data Formats at 8-word burst write 0: Double burst mode 4 words × 2 1: Single burst mode 8 words 0 read/write 0 WBRATE Set bit of Data Out Formats 0: Every cycle Data Out 1: 4-word Data Out per 12 cycles 0 read/write |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |