поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMPR4955AF датащи(PDF) 68 Page - Toshiba Semiconductor

номер детали TMPR4955AF
подробное описание детали  64-Bit TX System RISC TX49 Family
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4955AF датащи(HTML) 68 Page - Toshiba Semiconductor

Back Button TMPR4955AF Datasheet HTML 64Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 65Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 66Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 67Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 68Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 69Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 70Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 71Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 72Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 168 page
background image
Chapter 5 Cache Organization
5-8
5.6
Cache Line Ownership
The TX4955A becomes the owner of a cache line after it writes to that cache line (that is, by
entering the dirty exclusive), and is responsible for providing the contents of that line on a read
request. There can only be one owner for each cache line.
5.7
Cache Multi-Hit Operation
The TX4955A is not guaranteed the operation for the multi-hit of primary cache.
Thus, in case of locking the specified program/data in the primary cache, the program/data
must be used after locked in the cache by Fill instruction.
Such as the previous description the cache multi hit does not guarantee in the TX4955A,
however, if it occurs, the TX4955A will do the operation as follows.
• Load: read from the higher way of priority (way0 > way1 > way2 > way3).
• Store: write to all way that are multi-hits.
5.8
FIFO Replacement Algorithm
The instruction and data caches in the TX4955A use the FIFO replacement algorithm.
Usually, cache elements are replaced in this order: Way0, Way1, Way2, Way3.
The FIFO[1:0] replacement bits do not point to a locked, valid cache line.
Data is first written to a cache line marked invalid, if any.
The FIFO replacement bits change every time memory data is written to the cache or a CACHE
instruction is executed.
Figure 5.8.1 shows several examples of how the FIFO replacement bits change.
A)
Way0
Invalid
Way1
Invalid
Way2
Invalid
Way3
Invalid
B)
C)
D)
Way0
Invalid
Way1
Invalid
Lock
Way2
Invalid
Way3
Invalid
Way0
Invalid
Way1
Invalid
Way2
valid
Way3
Invalid
Way0
Invalid
Way1
valid
Lock
Way2
Invalid
Way3
valid
E)
F)
Way0
Invalid
Way1
valid
Lock
Way2
valid
Lock
Way3
valid
Lock
Way0
valid
Way1
valid
Way2
valid
Lock
Way3
valid
Figure 5.8.1 Examples of Cache State Transitions by the FIFO Replacement Algorithm



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com