TMPR4955AF datasheet(81/168 Pages) TOSHIBA

81 / 168 page

Chapter 6 TX4955A System Interface

6-9

After the external request is issued, the system interface access privileges always

return to the processor. The processor will not accept another external request until

the current one is complete.

If there is no processor request that is on hold, the processor decides based on the

interior state whether to accept an external request or to issue a new processor

request. The processor can issue a new processor request even if the external agent

requested access to the system interface.

The external agent sends notification that it would like to start an external request

by asserting the ExtRqst* signal. After that, the external agent waits for the processor

to assert the Release* signal and send notification that preparations have been made

to accept this request. The processor sends notification based on the next judgement

criterion to be listed that preparations have been made to accept an external request.

•

The processor ends processor requests that are in progress.

•

The processor can accept an external request while waiting for the RdRdy*

signal to be asserted so a processor read request can be issued. However, this

request must be transferred to the processor at least 1 cycle before the

RdRdy* signal is asserted.

•

The processor can accept an external request while waiting for the WrRdy*

signal to be asserted so a processor write request can be issued. However, this

request must be transferred to the processor at least 1 cycle before the

WrRdy* signal is asserted.

•

If waiting for a response to a read request after the processor shifted itself to

the slave state, the external agent can issue an external request before

sending read response data.

6.2.6.6

External read requests

In contrast to processor read requests, data are directly returned as a response to

the request for external read requests. No other requests can be issued until the

processor returns the requested data. External read requests are complete when the

processor returns the requested data word.

Depending on the data identifier

combined with the response data, an error in the response data may be pointed out.

The processor would process the error as a bus error.

Note: The TX4955A does not have any resources that can read external read requests.

The processor returns to the external read request undefined data and data

identifiers in which SysCmd(5) of the errant data bit is set.

6.2.6.7

External write requests

When the external agent issues a write request, the specified resources are accessed,

then the data are written to those resources. External requests are complete when the

data word is transferred to the processor.

The only processor resource that an external write request can use are the Interrupt

registers.

TMPR4955AF датащи(PDF) 81 Page - Toshiba Semiconductor

TMPR4955AF датащи(HTML) 81 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL