SC2200 datasheet(179/433 Pages) NSC

179 / 433 page

Revision 3.0

179

www.national.com

Core Logic Module (Continued)

5.2.12.2 AC97 Codec Interface

The AC97 codec (e.g., LM4548) is the master of the serial

interface and generates the clocks to Core Logic module.

Figure 5-13 shows the signal connections between two

codecs and the SC2200:

• Codec1 can be AC97 Rev. 1.3 or higher compliant.

• Codec2 is optional, but must be compliant with AC97 2.0

or higher. (For specifics on the serial interface, refer to

the appropriate codec manufacturer’s datasheet.)

— SDATA_IN2 has wakeup capability. (See Section 4.6

"System Wakeup Control (SWC)" on page 125.)

— If SDATA_IN2 is not used it must be connected to

VSS.

— If an AMC97 codec is used (as Codec2), it should be

connected to SDATA_IN2 and SDATA_IN should be

connected to VSS.

• For PC speaker synthesis, the Core Logic module

outputs the PC speaker signal on the PC_BEEP pin

which is connected to the PC_BEEP input of the AC97

codec. Note that PC_BEEP is muxed with GPIO16 and

must be programmed via PMR[0] (see Table 3-2 on

page 81.)

Codec Configuration/Control Registers

The codec 32-bit related registers:

• GPIO Status and Control Registers

— Codec GPIO Status Register (F3BAR0+Memory

Offset 00h)

— Codec GPIO Control Register (F3BAR0+Memory

Offset 04h)

• Codec Status Register (F3BAR0+Memory Offset 08h)

• Codec Command Register (F3BAR0+Memory Offset

0Ch)

Codec GPIO Status and Control Registers:

The Codec GPIO Status and Control registers are used for

codec GPIO related tasks such as enabling a codec GPIO

interrupttocause anSMI.

Codec Status Register:

The Codec Status register stores the codec status WORD.

It is updated every valid Status Word slot.

Codec Command Register:

The Codec Command register writes the control WORD to

the codec. By writing the appropriate control WORDs to

this port, the features of the codec can be controlled. The

contents of this register are written to the codec during the

Control Word slot.

The bit formats for these registers are given in Table 5-38

"F3BAR0+Memory Offset: XpressAUDIO Configuration

Registers" on page 269.

Figure 5-13. AC97 V2.0 Codec Signal Connections

BIT_CLK

PC_BEEP

SDATA_OUT

AC97_CLK

PC_BEEP

SDATA_OUT

SDATA_IN

Codec1

BIT_CLK

XTAL_I

SYNC

PC_BEEP

SDATA_OUT

SDATA_IN2

BIT_CLK

XTAL_I

SYNC

SDATA_IN2

Codec2

(Optional)

SDATA_IN

Geode™

SC2200

SC2200 датащи(PDF) 179 Page - National Semiconductor (TI)

SC2200 датащи(HTML) 179 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL