| поискавой системы для электроныых деталей |
|
ADP1055ACPZ-R7 датащи(PDF) 91 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1055ACPZ-R7 датащи(HTML) 91 Page - Analog Devices |
|
91 / 140 page ![]() Data Sheet ADP1055 Rev. A | Page 91 of 140 Bits Bit Name R/W Description [1:0] Volt-second balance gain setting R/W These bits set the gain of the volt-second balance circuit. The gain can be changed by a factor of 64. When these bits are set to 00, it takes approximately 700 ms to achieve volt-second balance. When these bits are set to 11, it takes approximately 10 ms to achieve volt-second balance. Bit 1 Bit 0 Volt-Second Balance Gain 0 0 1 0 1 4 1 0 16 1 1 64 Table 151. Register 0xFE26—VSBAL_OUTA_B Bits Bit Name R/W Description 7 Modulate enable, t1 R/W Setting this bit enables modulation from balance control on the OUTA rising edge, t1. 6 t1 sign R/W 0 = positive sign. Increase of balance control modulation moves t1 right. 1 = negative sign. Increase of balance control modulation moves t1 left. 5 Modulate enable, t2 R/W Setting this bit enables modulation from balance control on the OUTA falling edge, t2. 4 t2 sign R/W 0 = positive sign. Increase of balance control modulation moves t2 right. 1 = negative sign. Increase of balance control modulation moves t2 left. 3 Modulate enable, t3 R/W Setting this bit enables modulation from balance control on the OUTB rising edge, t3. 2 t3 sign R/W 0 = positive sign. Increase of balance control modulation moves t3 right. 1 = negative sign. Increase of balance control modulation moves t3 left. 1 Modulate enable, t4 R/W Setting this bit enables modulation from balance control on the OUTB falling edge, t4. 0 t4 sign R/W 0 = positive sign. Increase of balance control modulation moves t4 right. 1 = negative sign. Increase of balance control modulation moves t4 left. Table 152. Register 0xFE27—VSBAL_OUTC_D Bits Bit Name R/W Description 7 Modulate enable, t5 R/W Setting this bit enables modulation from balance control on the OUTC rising edge, t5. 6 t5 sign R/W 0 = positive sign. Increase of balance control modulation moves t5 right. 1 = negative sign. Increase of balance control modulation moves t5 left. 5 Modulate enable, t6 R/W Setting this bit enables modulation from balance control on the OUTC falling edge, t6. 4 t6 sign R/W 0 = positive sign. Increase of balance control modulation moves t6 right. 1 = negative sign. Increase of balance control modulation moves t6 left. 3 Modulate enable, t7 R/W Setting this bit enables modulation from balance control on the OUTD rising edge, t7. 2 t7 sign R/W 0 = positive sign. Increase of balance control modulation moves t7 right. 1 = negative sign. Increase of balance control modulation moves t7 left. 1 Modulate enable, t8 R/W Setting this bit enables modulation from balance control on the OUTD falling edge, t8. 0 t8 sign R/W 0 = positive sign. Increase of balance control modulation moves t8 right. 1 = negative sign. Increase of balance control modulation moves t8 left. Table 153. Register 0xFE28—VSBAL_SR1_2 Bits Bit Name R/W Description 7 Modulate enable, t9 R/W Setting this bit enables modulation from balance control on the SR1 rising edge, t9. 6 t9 sign R/W 0 = positive sign. Increase of balance control modulation moves t9 right. 1 = negative sign. Increase of balance control modulation moves t9 left. 5 Modulate enable, t10 R/W Setting this bit enables modulation from balance control on the SR1 falling edge, t10. 4 t10 sign R/W 0 = positive sign. Increase of balance control modulation moves t10 right. 1 = negative sign. Increase of balance control modulation moves t10 left. 3 Modulate enable, t11 R/W Setting this bit enables modulation from balance control on the SR2 rising edge, t11. 2 t11 sign R/W 0 = positive sign. Increase of balance control modulation moves t11 right. 1 = negative sign. Increase of balance control modulation moves t11 left. 1 Modulate enable, t12 R/W Setting this bit enables modulation from balance control on the SR2 falling edge, t12. 0 t12 sign R/W 0 = positive sign. Increase of balance control modulation moves t12 right. 1 = negative sign. Increase of balance control modulation moves t12 left. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |