поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MNSC140CORE датащи(PDF) 47 Page - Freescale Semiconductor, Inc

номер детали MNSC140CORE
подробное описание детали  Quad Core 16-Bit Digital Signal Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MNSC140CORE датащи(HTML) 47 Page - Freescale Semiconductor, Inc

Back Button MNSC140CORE Datasheet HTML 43Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 44Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 45Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 46Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 47Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 48Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 49Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 50Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 51Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 80 page
background image
AC Timings
MSC8102 Quad Core Digital Signal Processor, Rev. 12
Freescale Semiconductor
2-17
2.5.6.2 DSI Synchronous Mode
Table 2-16.
DSI Inputs—Synchronous Mode
Number
Characteristic
Expression
Minimum
Maximum
Units
120
HCLKIN Cycle Time1
HTC
14.3
55.6
ns
121
HCLKIN high pulse width
(0.5
± 0.1) × HTC
5.7
33.3
ns
122
HCLKIN Low pulse width
(0.5
± 0.1) × HTC
5.7
33.3
ns
123
HA[11–29] inputs set-up time
2.4
ns
124
HD[0–63] inputs set-up time
3.4
ns
125
HCID[0–4] inputs set-up time
3.3
ns
126
All other inputs set-up time
2.5
ns
127
All inputs hold time
2.2
ns
Notes:
1.
Values are based on a frequency range of 18–70 MHz. See Table 2-6 for HCLKIN limits.
Table 2-17.
DSI Outputs—Synchronous Mode
Number
Characteristic
Minimum
Maximum
Units
128
HCLKIN high to HD[0–63] output active
2.0
129
HCLKIN high to HD[0–63] output valid
8.6
130
HD[0–63] output hold time
1.8
131
HCLKIN high to HD[0–63] output high impedance
9.4
132
HCLKIN high to HTA output active
1.5
133
HCLKIN high to HTA output valid
9.0
134
HTA output hold time
1.7
135
HCLKIN high to HTA high impedance
5.2
Figure 2-12.
DSI Synchronous Mode Signals Timing Diagram
HCLKIN
HA[11–29] input signals
All other input signals
HD[0–63] output signals
HTA output signal
HD[0–63] input signals
120
127
123
126
127
122
121
131
130
129
128
133
135
134
132
HCID[0–4] input signals
125
127
127
124



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com