MNSC140CORE datasheet(25/80 Pages) FREESCALE

25 / 80 page

GPIO, TDM, UART, and Timer Signals

MSC8102 Quad Core Digital Signal Processor, Rev. 12

Freescale Semiconductor

1-15

GPIO14

TDM2RDAT

IRQ12

Input/Output

Input

General-Purpose Input Output 14

One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated

outputs. For details, refer to the

MSC8102 Reference Manual GPIO programming model.

TDM2 Serial Receiver Data

The receive data signal for TDM 2. As an input, this can be the DATA_A data signal for TDM 2. For

configuration details, refer to the

MSC8102 Reference Manual chapter describing TDM operation.

Interrupt Request 12

One of fifteen external lines that can request a service routine, via the internal interrupt controller,

from the SC140 core.

GPIO15

TDM1TSYN

DREQ1

Input/Output

Input

General-Purpose Input Output 15

One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated

outputs. For details, refer to the

MSC8102 Reference Manual GPIO programming model.

TDM1 Transmit frame Sync

Transmit Frame Sync for TDM 1.

DMA Request 1

Used by an external peripheral to request DMA service.

GPIO16

TDM1TCLK

DONE1

DRACK1

Input/Output

Input

Input/Output

Output

General-Purpose Input Output 16

One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated

outputs. For details, refer to the

MSC8102 Reference Manual GPIO programming model.

TDM1 Transmit Clock

Transmit Clock for TDM 1.

DMA Done 1

Signifies that the channel must be terminated. If the DMA generates DONE, the channel handling

this peripheral is inactive. As an input to the DMA, DONE closes the channel much like a normal

channel closing.

See the

MSC8102 Reference Manual chapters on DMA and GPIO for information on configuring the

DRACK or DONE mode and pin direction.

DMA Data Request Acknowledge 1

Asserted by the DMA controller to indicate that the DMA controller has sampled the peripheral

request.

GPIO17

TDM1TDAT

DACK1

Input/Output

Output

General-Purpose Input Output 17

One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated

outputs. For details, refer to the

MSC8102 Reference Manual GPIO programming model.

TDM1 Serial Transmitter Data

The transmit data signal for TDM 1. As an output, this can be the DATA_D data signal for TDM 1.For

configuration details, refer to the

MSC8102 Reference Manual chapter describing TDM operation.

DMA Acknowledge 1

The DMA controller drives this output to acknowledge the DMA transaction on the bus.

GPIO18

TDM1RSYN

DREQ2

Input/Output

Input

General-Purpose Input Output 18

One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated

outputs. For details, refer to the

MSC8102 Reference Manual GPIO programming model.

TDM1 Receive Frame Sync

The receive sync signal for TDM 1. As an input, this can be the DATA_B data signal for TDM 1. For

configuration details, refer to the

MSC8102 Reference Manual chapter describing TDM operation.

DMA Request 2

Used by an external peripheral to request DMA service.

Table 1-7.

GPIO, TDM, UART, and Timer Signals (Continued)

Signal Name

Type

Description

MNSC140CORE датащи(PDF) 25 Page - Freescale Semiconductor, Inc

MNSC140CORE датащи(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL