PIC18F23K22-ESLASHML datasheet(131/496 Pages) MICROCHIP

131 / 496 page

 2010 Microchip Technology Inc.

Preliminary

DS41412C-page 131

PIC18(L)F2X/4XK22

9.8

INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and

RB2/INT2 pins are edge-triggered. If the corresponding

INTEDGx bit in the INTCON2 register is set (= 1), the

interrupt is triggered by a rising edge; if the bit is clear,

the trigger is on the falling edge. When a valid edge

appears on the RBx/INTx pin, the corresponding flag

bit, INTxF, is set. This interrupt can be disabled by

clearing the corresponding enable bit, INTxE. Flag bit,

INTxF, must be cleared by software in the Interrupt

Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wake-

up the processor from Idle or Sleep modes if bit INTxE

was set prior to going into those modes. If the Global

Interrupt Enable bit, GIE/GIEH, is set, the processor

will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by

the value contained in the interrupt priority bits, INT1IP

and INT2IP of the INTCON3 register. There is no prior-

ity bit associated with INT0. It is always a high priority

interrupt source.

9.9

TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the

TMR0 register (FFh

 00h) will set flag bit, TMR0IF. In

16-bit mode, an overflow in the TMR0H:TMR0L regis-

ter pair (FFFFh

0000h) will set TMR0IF. The interrupt

can be enabled/disabled by setting/clearing enable bit,

TMR0IE of the INTCON register. Interrupt priority for

Timer0 is determined by the value contained in the

interrupt priority bit, TMR0IP of the INTCON2 register.

See Section 11.0 “Timer0 Module” for further details

on the Timer0 module.

9.10

PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF of

the INTCON register. The interrupt can be enabled/

disabled by setting/clearing enable bit, RBIE of the

INTCON register. Pins must also be individually

enabled with the IOCB register. Interrupt priority for

PORTB interrupt-on-change is determined by the value

contained in the interrupt priority bit, RBIP of the

INTCON2 register.

9.11

Context Saving During Interrupts

During interrupts, the return PC address is saved on

the stack. Additionally, the WREG, STATUS and BSR

registers are saved on the fast return stack. If a fast

return from interrupt is not used (see Section 5.1.3

“Fast Register Stack”), the user may need to save the

WREG, STATUS and BSR registers on entry to the

Interrupt Service Routine. Depending on the user’s

application, other registers may also need to be saved.

Example 9-1 saves and restores the WREG, STATUS

and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1:

SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF

W_TEMP

; W_TEMP is in virtual bank

MOVFF

STATUS, STATUS_TEMP

; STATUS_TEMP located anywhere

MOVFF

BSR, BSR_TEMP

; BSR_TMEP located anywhere

;

; USER ISR CODE

;

MOVFF

BSR_TEMP, BSR

; Restore BSR

MOVF

W_TEMP, W

; Restore WREG

MOVFF

STATUS_TEMP, STATUS

; Restore STATUS

PIC18F23K22-E/ML датащи(PDF) 131 Page - Microchip Technology

PIC18F23K22-E/ML датащи(HTML) 131 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL